

SLVS202B-SEPTEMBER 2000-REVISED OCTOBER 2007

## **POWER-DISTRIBUTION SWITCHES**

## **FEATURES**

- 80-mΩ High-Side MOSFET Switch
- 500 mA Continuous Current per Channel
- Independent Thermal and Short-Circuit
  Protection With Overcurrent Logic Output
- Operating Range: 2.7-V to 5.5-V
- CMOS- and TTL-Compatible Enable Inputs
- 2.5-ms Typical Rise Time
- Undervoltage Lockout
- 10 µA Maximum Standby Supply Current
- Bidirectional Switch
- Available in 8-Pin and 16-Pin SOIC Packages
- Ambient Temperature Range, 0°C to 85°C
- ESD Protection

## DESCRIPTION

The TPS2080, TPS2081, and TPS2082 dual and the TPS2085, TPS2086 and TPS2087 quad power-distribution switches are intended for applications where heavy capacitive loads and short circuits are likely to be encountered.

TPS2080, TPS2081, AND TPS2082 D PACKAGE (TOP VIEW)									
GND [ IN1 [ IN2 [ EN1 <sup>†</sup> [	○ 1 2 3 4	8 7 6 5	] <u>OC</u> ] OUT1 ] OUT2 ] EN2 <sup>†</sup>						

<sup>†</sup> See Available Options table

TPS2085, T [	D PAC		
GNDA [	10	16	
IN1 [	2	15	
IN2 [	3	14	0UT2
EN1 <sup>†</sup> [	4	13	] EN2 <sup>†</sup>
GNDB	5	12	OCB
IN3 [	6	11	Ουτ3
IN4	7	10	0UT4
EN3†	8	9	EN4 <sup>†</sup>

<sup>†</sup> See Available Options table

The TPS208x devices incorporate  $80-m\Omega$  N-channel MOSFET high-side power switches for power-distribution systems that require multiple power switches in a single package. Each switch is controlled by an independent logic enable input. Gate drive is provided by an internal charge pump designed to control the power-switch rise times and fall times to minimize current surges during switching. The charge pump requires no external components and allows operation from supplies as low as 2.7 V.

When the output load exceeds the current-limit threshold or a short is present, the TPS208x limits the output current to a safe level by switching into a constant-current mode, pulling the overcurrent ( $\overline{OCx}$ ) logic output low. When continuous heavy overloads and short circuits increase the power dissipation in the switch causing the junction temperature to rise, a thermal protection circuit shuts off the switch to prevent damage. Recovery from a thermal shutdown is automatic once the device has cooled sufficiently. Internal circuitry ensures the switch remains off until valid input voltage is present. The TPS208x devices are designed to current limit at 1.0-A load.

	GENERAL SWITCH CATALOG											
33 mΩ, Single	80 mΩ, Single	80 mΩ, Dual	80 mΩ, Dual	80 mΩ, Triple	80 m $\Omega$ , Quad	80 m $\Omega$ , Quad						
TPS201xA 0.2 A to 2 A TPS202x 0.2 A to 2 A TPS203x 0.2 A to 2 A	TPS2014 600 mA TPS2015 1A TPS2041B 500 mA TPS2041B 500 mA TPS2045A 250 mA TPS2045A 250 mA TPS2045A 250 mA TPS2055 1A TPS2065 1A TPS2068 1.5 A TPS2069 1.5 A	TPS2042B 500 mA TPS2052B 500 mA TPS2058 250 mA TPS2056 250 mA TPS2056 1A TPS2066 1A TPS2060 1.5 A TPS2064 1.5 A	TPS2080 500 mA TPS2081 500 mA TPS2082 500 mA TPS2090 250 mA TPS2091 250 mA TPS2092 250 mA	TPS2043B 500 mA TPS2053B 500 mA TPS2047B 250 mA TPS2047B 250 mA TPS2063 1A TPS2067 1A	TPS2044B 500 mA TPS2054B 500 mA TPS2054B 500 mA TPS2048A 250 mA	TPS2085 500 mA TPS2086 500 mA TPS2086 500 mA TPS2087 520 mA TPS2097 250 mA						



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLVS202B-SEPTEMBER 2000-REVISED OCTOBER 2007

2

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

			A	AILABLE (	OPTIONS <sup>(1)</sup>			
			DUAL P		BUTION SWITCHES			
		EN	ABLE		RECOMMENDED MAXIMUM	TYPICAL SHORT-CIRCUIT	PACKAGED DEVICES	
T <sub>A</sub>	E	N1	E	N2	CONTINUOUS LOAD CURRENT (A)	CURRENT LIMIT AT 25°C (A)	SMALL OUTLINE (D) <sup>(2)</sup>	
	Active	e high	Activ	e high			TPS2080D	
0°C to 85°C	Active	e high	Activ	ive low 0.5		1.0	TPS2081D	
	Activ	e low	Activ	ve low				
			QUAD P	OWER DISTRI	BUTION SWITCHES			
	ENABLE			RECOMMENDED MAXIMUM	TYPICAL SHORT-CIRCUIT	PACKAGED DEVICES		
T <sub>A</sub>	EN1	EN2	EN3	DN4	CONTINUOUS LOAD CURRENT (A)	CURRENT LIMIT AT 25°C (A)	SMALL OUTLINE (D) <sup>(2)</sup>	
	Active high	Active high	Active high	Active high			TPS2085D	
0°C to 85°C	Active high	Active low	Active high	Active low	0.5	1.0	TPS2086D	
	Active low	Active low	Active low	Active low			TPS2087D	


(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

(2) The D package is available taped and reeled. Add an R suffix to device type (e.g., TPS2081DR).



SLVS202B-SEPTEMBER 2000-REVISED OCTOBER 2007

3




## **TPS2082 FUNCTIONAL BLOCK DIAGRAM**

§ Active high for TPS2080



SLVS202B-SEPTEMBER 2000-REVISED OCTOBER 2007

#### **TPS2087 FUNCTIONAL BLOCK DIAGRAM**



SLVS202B-SEPTEMBER 2000-REVISED OCTOBER 2007

## **TERMINAL FUNCTIONS**

	DUAL POWER-DISTRIBUTION SWITCHES									
TERMINAL										
NAME		NO.		I/O	DESCRIPTION					
NAME	TPS2080	TPS2081	TPS2082							
EN1			4	I	Enable input. Active low turns on power switch.					
EN2		5	5	I	Enable input. Active low turns on power switch.					
EN1	4	4		I	Enable input. Active high turns on power switch.					
EN2	5			I	Enable input. Active high turns on power switch.					
GND	1	1	1	I	Ground					
IN1	2	2	2	Ι	N-Channel MOSFET Drain					
IN2	3	3	3	Ι	N-Channel MOSFET Drain					
<u>OC</u>	8	8	8	0	Overcurrent. Open drain output active low					
OUT1	7 7 7		7	0	Power-switch output					
OUT2	6	6	6	0	Power-switch output					
			0		WER-DISTRIBUTION SWITCHES					

#### QUAD POWER-DISTRIBUTION SWITCHES

TERMINAL		TERMINAL			
NAME		NO.		I/O	DESCRIPTION
NANE	TPS2085	TPS2086	TPS2087		
EN1			4	I	Enable input. Active low turns on power switch.
EN2		13	13	I	Enable input. Active low turns on power switch.
EN3			8	I	Enable input. Active low turns on power switch.
EN4		9	9	I	Enable input. Active low turns on power switch.
EN1	4	4		I	Enable input. Active high turns on power switch.
EN2	13			I	Enable input. Active high turns on power switch.
EN3	8	8		I	Enable input. Active high turns on power switch.
EN4	9			I	Enable input. Active high turns on power switch.
GNDA	1	1	1		Ground for IN1 and IN2 switch and circuitry
GNDB	5	5	5		Ground for IN3 and IN4 switch and circuitry
IN1	2	2	2	I	N-channel MOSFET drain
IN2	3	3	3	I	N-channel MOSFET drain
IN3	6	6	6	I	N-channel MOSFET drain
IN4	7	7	7	I	N-channel MOSFET drain
OCA	16	16	16	0	Overcurrent indicator for switch 1 and switch 2. Active-low open drain output.
OCB	12	12	12	0	Overcurrent indicator for switch 3 and switch 4. Active low open drain output
OUT1	15	15	15	0	Power-switch output
OUT2	14	14	14	0	Power-switch output
OUT3	11	11	11	0	Power-switch output
OUT4	10	10	10	0	Power-switch output



## SLVS202B-SEPTEMBER 2000-REVISED OCTOBER 2007

## DETAILED DESCRIPTION

#### **POWER SWITCH**

The power switch is an N-channel MOSFET with a maximum on-state resistance of 135 m $\Omega$  (V<sub>I(IN)</sub> = 5V). Configured as a high-side switch, the power switch prevents current flow from OUTx to IN and IN to OUTx when disabled. The power switch supplies a minimum of 500 mA per switch.

#### CHARGE PUMP

An internal charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.7V and requires very little supply current.

#### DRIVER

The driver controls the gate voltage of the power switch. To limit large current surges and reduce the associated electromagnetic interference (EMI) produced, the driver incorporates circuitry that controls the rise times and fall times of the output voltage. The rise and fall times are typically in the 2-ms to 4-ms range.

#### ENABLE (ENx or ENx)

The logic enable disables the power switch and the bias for the charge pump, driver, and other circuitry to reduce the supply current to less than 10  $\mu$ A when a logic high is present on ENx or a logic low is present on ENx. A logic low input on ENx or logic high on ENx restores bias to the drive and control circuits and turns the power on. The enable input is compatible with both TTL and CMOS logic levels.

## OVERCURRENT ( $\overline{OCx}$ )

The  $\overline{OCx}$  open drain output is asserted (active low) when an overcurrent or over temperature condition is encountered. The output will remain asserted until the overcurrent or overtemperature condition is removed.

## CURRENT SENSE

A sense FET monitors the current supplied to the load. The sense FET measures current more efficiently than conventional resistance methods. When an overload or short circuit is encountered, the current-sense circuitry sends a control signal to the driver. The driver in turn reduces the gate voltage and drives the power FET into its saturation region, which switches the output into a constant current mode and holds the current constant while varying the voltage on the load.

## THERMAL SENSE

6

The TPS208x implements a dual thermal trip to allow fully independent operation of the power distribution switches. In an overcurrent or short-circuit condition the junction temperature rises. When the die temperature rises to approximately 140°C, the internal thermal sense circuitry checks to determine which power switch is in an overcurrent condition and turns off that switch, thus isolating the fault without interrupting operation of the adjacent power switch. Hysteresis is built into the thermal sense, and after the device has cooled approximately 20 degrees, the switch turns back on. The switch continues to cycle off and on until the fault is removed. The  $(\overline{OCx})$  open-drain output is asserted (active low) when overtemperature or overcurrent occurs.

## UNDERVOLTAGE LOCKOUT

A voltage sense circuit monitors the input voltage. When the input voltage is below approximately 2 V, a control signal turns off the power switch.



## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

			VALUE	UNIT
V <sub>I(IN)</sub>	Input voltage range <sup>(2)</sup>		-0.3 to 6	V
V <sub>O(OUTx)</sub>	Output voltage range <sup>(2)</sup>	Output voltage range <sup>(2)</sup>		
$V_{I(ENx)}$ or $V_{I(ENx)}$	Input voltage range	-0.3 to 6	V	
I <sub>O(OUTx)</sub>	O(OUTx) Continuous output current		Internally Limited	
	Continuous total power dissipation		See Dissipation Rating Table	
TJ	Operating virtual junction temperature	range	0 to 125	°C
T <sub>stg</sub>	Storage temperature range		-65 to 150	°C
	Lead temperature soldering 1,6 mm (7	1/16 inch) from case for 10 seconds	260	°C
		Human body model	2	kV
ESD	Electrostatic discharge protection	Machine model	200	V
		750	V	

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to GND.

## **DISSIPATION RATINGS TABLE**

PACKAGE	PACKAGE $T_A \le 25^{\circ}C$ POWER RATING		T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING=
D-8	725 mW	5.8 mW/°C	464 mW	377 mW
D-16	1123 mW	9 mW/°C	719 mW	584 mW

## **RECOMMENDED OPERATING CONDITIONS**

		MIN	MAX	UNIT
V <sub>I(IN)</sub>	Input voltage	2.7	5.5	V
$V_{I(ENx)}$ or $V_{I(ENx)}$	Input voltage	0	5.5	V
I <sub>O</sub>	Continuous output current (per switch)	0	500	mA
TJ	Operating virtual junction temperature	0	125	°C

## **ELECTRICAL CHARACTERISTICS**

over recommended operating junction temperature range,  $V_{I(IN)} = 5.5 \text{ V}$ ,  $I_O = \text{rated current}$ ,  $V_{I(ENx)} = 0 \text{ V}$ ,  $V_{I(ENx)} = V_{I(INx)}$  (unless otherwise noted)

SUPPLY CURRENT							
PARAMETER	1	<b>TEST CONDITIONS</b>		MIN	TYP	MAX	UNIT
Supply current, low-level	Supply current, low-level No Load on OUT $V_{I(ENx)} = V_{I(I)}$		$T_J = 25^{\circ}C$		0.025	1	
output	NO LOAD ON OUT	$V_{I(ENx)} = 0 V$	$-40^{\circ}C \le T_J \le 125^{\circ}C$			10	μA
Supply current, high-level	No Load on OUT	$V_{I(ENX)} = 0 V,$	$T_J = 25^{\circ}C$		85	110	
output		$V_{I(ENx)} = V_{I(IN)}$	$-40^{\circ}C \le T_J \le 125^{\circ}C$		100		μA
Leakage current	OUT connected to ground		$-40^{\circ}$ C ≤ T <sub>J</sub> ≤ 125°C		100		μA
Reverse leakage current	INx = high impedance		$T_J = 25^{\circ}C$		0.3		μA

Product Folder Link(s): TPS2080, TPS2081, TPS2082 DUAL TPS2085, TPS2086, TPS2087 QUAD

SLVS202B-SEPTEMBER 2000-REVISED OCTOBER 2007



## **ELECTRICAL CHARACTERISTICS (Continued)**

over recommended operating junction temperature range,  $V_{I(IN)} = 5.5 \text{ V}$ ,  $I_O = \text{rated current}$ ,  $V_{I(ENx)} = 0 \text{ V}$ ,  $V_{I(ENx)} = V_{I(INx)}$  (unless otherwise noted)

POWE	R SWITCH							
	PARAMETER	TEST	CONDITIONS <sup>(1)</sup>		MIN	TYP	MAX	UNIT
		$V_{I(IN)} = 5 V,$	$T_J = 25^{\circ}C$ ,	I <sub>O</sub> = 0.5 A		80	100	
		$V_{I(IN)} = 5 V,$	$T_J = 85^{\circ}C$ ,	I <sub>O</sub> = 0.5 A		90	120	
_	Static drain-source on-state resistance	$V_{I(IN)} = 5 V,$	T <sub>J</sub> = 125°C,	I <sub>O</sub> = 0.5 A		100	135	
r <sub>DS(on)</sub>		V <sub>I(IN)</sub> = 3.3 V,	$T_J = 25^{\circ}C$ ,	I <sub>O</sub> = 0.5 A		90	125	mΩ
		V <sub>I(IN)</sub> = 3.3 V,	$T_J = 85^{\circ}C$ ,	I <sub>O</sub> = 0.5 A		110	145	
		V <sub>I(IN)</sub> = 3.3 V,	$T_{J} = 125^{\circ}C,$	I <sub>O</sub> = 0.5 A		120	165	
	Pigo timo, output	$V_{I(IN)} = 5.5 \text{ V}, \text{ R}_{L} = 10\Omega,$	$T_{J} = 125^{\circ}C,$	$C_L = 1 \ \mu F$		2.5		<b>m</b> 0
۲	t <sub>r</sub> Rise time, output	$V_{I(IN)} = 2.7 \text{ V}, \text{ R}_{L} = 10\Omega,$	$T_{J} = 125^{\circ}C,$	$C_L = 1 \ \mu F$		3		ms
1	Foll time, output	$V_{I(IN)} = 5.5 \text{ V}, \text{ R}_{L} = 10\Omega,$	$T_{J} = 125^{\circ}C,$	$C_L = 1 \ \mu F$		4.4		
t <sub>f</sub>	Fall time, output	$V_{I(IN)} = 2.7 \text{ V}, \text{ R}_{L} = 10\Omega,$	$T_J = 125^{\circ}C$ ,	$C_L = 1 \ \mu F$		2.5		ms

Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account (1) separately.

ENA	ENABLE INPUT V <sub>I(ENx)</sub> or V <sub>I(ENx)</sub>											
	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT							
$V_{\text{IH}}$	High-level input voltage	$2.7 \text{ V} \le \text{V}_{I(IN)} \le 5.5 \text{ V}$	2		V							
V	Low lovel input veltage	$4.5 \text{ V} \le \text{V}_{I(IN)} \le 5.5 \text{ V}$		0.8	V							
V <sub>IL</sub>	Low-level input voltage	$2.7 \text{ V} \le \text{V}_{I(IN)} \le 4.5 \text{ V}$		0.4	V							
l <sub>l</sub>	Input current	$V_{I(\overline{ENx})} = 0 \text{ V and } V_{I(ENx)} = V_{I(IN)}, \text{ or } V_{I(\overline{ENx})} = V_{I(IN)} \text{ and } V_{I(ENx)} = 0 \text{ V}$	-0.5	0.5	μA							
t <sub>on</sub>	Turnon time	$C_L = 100 \ \mu F$ , $R_L = 10 \ \mu F$		20	ms							
t <sub>off</sub>	Turnon time	$C_L = 100 \ \mu F$ , $R_L = 10 \ \mu F$		40	ms							
CUR												

#### CURRENT LIMIT

PARAMETER		TEST CONDITIONS <sup>(1)</sup>	MIN	TYP	MAX	UNIT
I <sub>OS</sub>	Short-circuit output current	V <sub>I(IN)</sub> = 5 V, OUT connected to GND, Device enabled into short circuit	0.7	1	1.3	А

(1) Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.


UNDERVOLTAGE LOCKOUT					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Low-level input voltage		2		2.5	V
Hysteresis	$T_J = 25^{\circ}C$		100		mV

OVERCORRENTOCX					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Sink current <sup>(1)</sup>	$V_0 = 5 V$			10	mA
Output low voltage	$I_O = 5 \text{ mA}, V_{OL(\overline{OCx})}$			0.5	V
Off-state current <sup>(1)</sup>	$V_0 = 5 V, V_0 = 3.3 V$			1	μA


(1) Specified by design, not production tested.

8

PARAMETER MEASUREMENT INFORMATION



**VOLTAGE WAVEFORMS** 



## Figure 1. Test Circuit and Voltage Waveforms


Figure 2. Turnon Delay and Rise Time With 0.1-µF Load



20

9

SLVS202B-SEPTEMBER 2000-REVISED OCTOBER 2007







Figure 6. TPS2080, Short-Circuit Current, Device Enabled Into Short

10

# PARAMETER MEASUREMENT INFORMATION (continued)



IEXAS

RUMENTS

Figure 5. Turnoff Delay and Fall Time With 1-µF Load





Figure 7. TPS2080, Threshold Trip Current With Ramped Load on Enabled Device



SLVS202B-SEPTEMBER 2000-REVISED OCTOBER 2007








Figure 10. 4-Ω Load Connected to Enabled Device




Figure 9. Inrush Current With 100-µF, 220-µF and 470-µF Load Capacitance





Figure 11. 1-Ω Load Connected to Enabled Device

11




TYPICAL CHARACTERISTICS





SLVS202B-SEPTEMBER 2000-REVISED OCTOBER 2007


13



**TYPICAL CHARACTERISTICS (continued)** 



**TYPICAL CHARACTERISTICS (continued)** 



SLVS202B-SEPTEMBER 2000-REVISED OCTOBER 2007

## **APPLICATION INFORMATION**




Figure 24. Typical Application

## **POWER-SUPPLY CONSIDERATIONS**

A  $0.01-\mu$ F to  $0.1-\mu$ F ceramic bypass capacitor between INx and GND, close to the device, is recommended. Placing a high-value electrolytic capacitor on the output pin(s) is recommended when the output load is heavy. This precaution reduces power-supply transients that may cause ringing on the input. Additionally, bypassing the output with a  $0.01-\mu$ F to  $0.1-\mu$ F ceramic capacitor improves the immunity of the device to short-circuit transients.

## OVERCURRENT

A sense FET is employed to check for overcurrent conditions. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault is present long enough to activate thermal limiting.

Three possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or before  $V_{I(IN)}$  has been applied (see Figure 6). The TPS208x senses the short and immediately switches into a constant-current output.

In the second condition, a short or an overload occurs while the device is enabled. At the instant the overload occurs, very high currents may flow for a short time before the current-limit circuit can react (see Figure 10 and Figure 11). After the current-limit circuit has tripped (reached the overcurrent trip threshold) the device switches into constant-current mode.

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached or until the thermal limit of the device is exceeded (see Figure 8). The TPS208x is capable of delivering current up to the current-limit threshold without damaging the device. Once the threshold has been reached, the device switches into its constant-current mode.

## **OC** RESPONSES

The  $\overline{OC}$  open-drain output is asserted (active low) when an overcurrent or overtemperature condition is encountered. The output will remain asserted until the overcurrent or overtemperature condition is removed. Connecting a heavy capacitive load to an enabled device can cause momentary false overcurrent reporting from the inrush current flowing through the device, charging the downstream capacitor. The TPS208x devices are designed to reduce false overcurrent reporting. An internal overcurrent transient filter eliminates the need to use external components to remove unwanted pulses. Using low-ESR electrolytic capacitors on the output lowers the inrush current flow through the device during hot-plug events by providing a low impedance energy source, thereby reducing erroneous overcurrent reporting.

Copyright © 2000–2007, Texas Instruments Incorporated

Submit Documentation Feedback

15

Product Folder Link(s): TPS2080, TPS2081, TPS2082 DUAL TPS2085, TPS2086, TPS2087 QUAD






Figure 25. Typical Circuit for OC Pin

## POWER DISSIPATION AND JUNCTION TEMPERATURE

The low on-resistance on the n-channel MOSFET allows small surface-mount packages, such as SOIC, to pass large currents. The thermal resistance of these packages is high compared to that of power packages; it is good design practice to check power dissipation and junction temperature. Begin by determining the  $r_{DS(on)}$  of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read  $r_{DS(on)}$  from Figure 18. Using this value, the power dissipation per switch can be calculated by:

 $P_D = r_{DS(on)} \times I^2$ 

Multiply this number by the total number of switches being used, to get the total power dissipation coming from the N-channel MOSFETs.

Finally, calculate the junction temperature:

 $T_J = P_D \times R_{\theta JA} + T_A$ 

Where:

 $T_A$  = Ambient Temperature °C

 $R_{\theta JA}$  = Thermal resistance SOIC = 172°C/W (for 8 pin), 111°C/W (for 16 pin)

 $P_D$  = Total power dissipation based on number of switches being used.

Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation, using the calculated value as the new estimate. Two or three iterations are generally sufficient to get a reasonable answer.

## THERMAL PROTECTION

Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The faults force the TPS208x into constant current mode, which causes the voltage across the high-side switch to increase; under short-circuit conditions, the voltage across the switch is equal to the input voltage. The increased dissipation causes the junction temperature to rise to high levels. The protection circuit senses the junction temperature of the switch and shuts it off. Hysteresis is built into the thermal sense circuit, and after the device has cooled approximately 20 degrees, the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed.

The TPS208x implements a dual thermal trip to allow fully independent operation of the power distribution switches. In an overcurrent or short-circuit condition the junction temperature will rise. Once the die temperature rises to approximately 140°C, the internal thermal sense circuitry checks which power switch is in an overcurrent condition and turns that power switch off, thus isolating the fault without interrupting operation of the adjacent power switch. Should the die temperature exceed the first thermal trip point of 140°C and reach 160°C, both switches turn off. The  $\overline{OC}$  open-drain output is asserted (active low) when overtemperature or overcurrent occurs.

16 Submit Documentation Feedback Copyright © 2000–2007, Texas Instruments Incorporated Product Folder Link(s): TPS2080, TPS2081, TPS2082 DUAL TPS2085, TPS2086, TPS2087 QUAD



17

## **UNDERVOLTAGE LOCKOUT (UVLO)I**

An undervoltage lockout ensures that the power switch is in the off state at power up. Whenever the input voltage falls below approximately 2 V, the power switch will be quickly turned off. This facilitates the design of hot-insertion systems where it is not possible to turn off the power switch before input power is removed. The UVLO will also keep the switch from being turned on until the power supply has reached at least 2 V, even if the switch is enabled. Upon reinsertion, the power switch will be turned on with a controlled rise time to reduce EMI and voltage overshoots.

## **GENERIC HOT-PLUG APPLICATIONS (see Figure 26)**

In many applications it may be necessary to remove modules or pc boards while the main unit is still operating. These are considered hot-plug applications. Such implementations require the control of current surges seen by the main power supply and the card being inserted. The most effective way to control these surges is to limit and slowly ramp the current and voltage being applied to the card, similar to the way in which a power supply normally turns on. Due to the controlled rise times and fall times of the TPS208x, these devices can be used to provide a softer start-up to devices being hot-plugged into a powered system. The UVLO feature of the TPS208x also ensures the switch will be off after the card has been removed, and the switch will be off during the next insertion. The UVLO feature insures a soft start with a controlled rise time for every insertion of the card or module.




Figure 26. Typical Hot-Plug Implementation

By placing the TPS208x between the  $V_{CC}$  input and the rest of the circuitry, the input power will reach these devices first after insertion. The typical rise time of the switch is approximately 2.5 ms, providing a slow voltage ramp at the output of the device. This implementation controls system surge currents and provides a hot-plugging mechanism for any device.



10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS2080D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 85	2080	Samples
TPS2080DG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 85	2080	Samples
TPS2080DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 85	2080	Samples
TPS2081D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 85	2081	Samples
TPS2081DG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 85	2081	Samples
TPS2082D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 85	2082	Samples
TPS2082DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 85	2082	Samples
TPS2085D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 85	2085	Samples
TPS2085DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 85	2085	Samples
TPS2085DRG4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 85	2085	Samples
TPS2087D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 85	2087	Samples
TPS2087DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 85	2087	Samples
TPS2087DRG4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 85	2087	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.



10-Dec-2020

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2080DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2082DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2085DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TPS2087DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

20-Nov-2010



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2080DR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2082DR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2085DR	SOIC	D	16	2500	333.2	345.9	28.6
TPS2087DR	SOIC	D	16	2500	333.2	345.9	28.6

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# D0008A



# **PACKAGE OUTLINE**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# D0008A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated