



Sample &

Buy







TPS22906 SLVS921A – MARCH 2009–REVISED JULY 2015

TPS22906 Ultra-Small, Low-Input Voltage, Low r_{ON} Load Switch

1 Features

- Low-Input Voltage: 1.0 V to 3.6 V
- Ultra-Low ON-State Resistance
 - r_{ON} = 90 m Ω at V_{IN} = 3.6 V
 - r_{ON} = 100 m Ω at V_{IN} = 2.5 V
 - r_{ON} = 114 mΩ at V_{IN} = 1.8 V
 - $r_{ON} = 172 \text{ m}\Omega \text{ at } V_{IN} = 1.2 \text{ V}$
- 500-mA Maximum Continuous Switch Current
- Ultra-Low Quiescent Current: 82 nA at 1.8 V
- Ultra-Low Shutdown Current: 44 nA at 1.8 V
- Low Control Input Thresholds Enable Use of 1.2-V/1.8-V/2.5-V/3.3-V Logic
- Controlled Slew Rate to Avoid Inrush Current: 220 $\mu s \; t_r$
- ESD Performance Tested Per JESD 22
 - 2000-V Human Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
- Four-Terminal Wafer-Chip-Scale Package (WCSP)
 - 0.9 mm × 0.9 mm,
 0.5-mm Pitch, 0.5-mm Height

2 Applications

Tools &

Software

- Personal Digital Assistants (PDAs)
- Cellular Phones
- GPS Devices
- MP3 Players
- Digital Cameras
- Peripheral Ports
- Portable Instrumentation
- RF Modules


3 Description

TPS22906 device is an ultra-small, low ON-state resistance (r_{ON}) load switch with controlled turn on. The device contains a P-channel MOSFET that operates over an input voltage range of 1.0 V to 3.6 V. The switch is controlled by an on/off input (ON), which is capable of interfacing directly with low-voltage control signals. A 120- Ω on-chip load resistor is added for output quick discharge when the switch is turned off. TPS22906 is available in a space-saving 4-terminal WCSP with 0.5-mm pitch (YZV). The device is characterized for operation over the free-air temperature range of -40°C to 85°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS22906	DSBGA (4)	0.90 mm × 0.90 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Typical Application Schematic

Table of Contents

1	Feat	ures 1
2	App	lications1
3	Desc	cription 1
4	Revi	sion History 2
5	Devi	ce Options
6		Configuration and Functions 3
7	Spee	cifications 3
	7.1	Absolute Maximum Ratings 3
	7.2	ESD Ratings 4
	7.3	Recommended Operating Conditions 4
	7.4	Thermal Information 4
	7.5	Electrical Characteristics 4
	7.6	Switching Characteristics – V_{IN} = 1.1 V
	7.7	Switching Characteristics – V_{IN} = 1.2 V
	7.8	Switching Characteristics – V_{IN} = 1.8 V
	7.9	Switching Characteristics – V_{IN} = 2.5 V
	7.10	Switching Characteristics – V _{IN} = 3 V 6
	7.11	Switching Characteristics – V_{IN} = 3.6 V
	7.12	Typical Characteristics 8

8	Para	meter Measurement Information	13
9	Deta	iled Description	14
	9.1	Overview	14
	9.2	Functional Block Diagram	14
	9.3	Feature Description	14
	9.4	Device Functional Modes	14
10	Арр	lication and Implementation	15
	10.1	Application Information	15
	10.2	Typical Application	
11		ver Supply Recommendations	
12	Lay	out	17
	12.1		
	12.2	Layout Example	17
13	Dev	ice and Documentation Support	18
	13.1	Community Resources	18
	13.2	-	
	13.3	Electrostatic Discharge Caution	18
	13.4	Glossary	18
14	Mec	hanical, Packaging, and Orderable	
		mation	18

Copyright © 2009–2015, Texas Instruments Incorporated

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (March 2009) to Revision A

Page

•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device
	and Documentation Support section, and Mechanical, Packaging, and Orderable Information section
•	Deleted Ordering Information table



www.ti.com




5 Device Options

DEVICE	r _{ON} at 1.8 V (TYP)	SLEW RATE (TYP at 1.8 V)	QUICK OUTPUT DISCHARGE ⁽¹⁾	MAX OUTPUT CURRENT	ENABLE
TPS22906	114 mΩ	220 µs	Yes	500 mA	Active high

(1) This feature discharges the output of the switch to ground through a $120-\Omega$ resistor, preventing the output from floating.

6 Pin Configuration and Functions



YZV Package

Pin Assignments

В	ON	GND
Α	V _{IN}	V _{OUT}
	2	1

Pin Functions

PIN		1/0	DESCRIPTION	
NAME	NO.	I/O	DESCRIPTION	
V _{OUT}	A1	0	vitch output	
V _{IN}	A2	I	itch input, bypass this input with a ceramic capacitor to ground	
GND	B1	—	ound	
ON	B2	I	Switch control input, active high	

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{IN}	Input voltage	-0.3	4	V
V _{OUT}	Output voltage		V _{IN} + 0.3	V
V _{ON}	Input voltage	-0.3	4	V
PD	Power dissipation at $T_A = 25^{\circ}C$		0.48	W
I _{MAX}	Maximum continuous switch current		500	mA
T _A	Operating free-air temperature range	-40	85	°C
Maximur	m lead temperature (10-s soldering time), T _{lead}		300	°C
Storage	temperature, T _{stg}	-45	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Texas Instruments

www.ti.com

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\left(2\right) }$	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{IN}	Input voltage range	1	3.6	V
V _{OUT}	Output voltage range		V _{IN}	V
V _{IH}	High-level input voltage, ON	0.85	3.6	V
V _{IL}	Low-level input voltage, ON		0.4	V
C _{IN}	Input capacitor	1		μF

7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	YZV (DSBGA)	UNIT
		4 PINS	
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance	189.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	1.9	°C/W
$R_{ extsf{ heta}JB}$	Junction-to-board thermal resistance	36.8	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	11.3	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	36.8	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	_	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics

 V_{IN} = 1.0 V to 3.6 V, T_A = -40°C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITION	IS	T _A	MIN	TYP	MAX	UNIT
			V _{IN} = 1.1 V	Full		37	120	
I _{IN}	Quiescent current	$I_{OUT} = 0, V_{IN} = V_{ON}$	V _{IN} = 1.8 V	Full		82	235	nA
			V _{IN} = 3.6 V	Full		204	880	
	OFF-state supply current	V _{ON} = GND, OUT = Open	V _{IN} = 1.1 V	Full		22	210	
I _{IN(OFF)}			V _{IN} = 1.8 V	Full		44	260	nA
			V _{IN} = 3.6 V	Full		137	700	
			V _{IN} = 1.1 V	Full		22	140	
I _{IN(LEAKAGE)}	OFF-state switch current	$V_{ON} = GND, V_{OUT} = 0$	V _{IN} = 1.8 V	Full		45	230	nA
			V _{IN} = 3.6 V	Full		137	610	



Electrical Characteristics (continued)

$V_{IN} = 1.0 \text{ V to } 3.6 \text{ V}, T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	(unless otherwise noted)
$V_{\rm N} = 1.0$ V to 0.0 V, $T_{\rm A} = -40$ O to 0.0 C	

	PARAMETER	TEST CONDITIO	NS	T _A	MIN	TYP	MAX	UNIT
			V _{IN} = 3.6 V	25°C		90	108	
			$v_{\rm IN} = 3.0 v$	Full			125	
			V - 25 V	25°C		100	120	
			V _{IN} = 2.5 V	Full			140	
-	ON-state resistance	1 200 m 4	V 10V	25°C		114	138	mΩ
r _{ON}	ON-state resistance	I _{OUT} = - 200 mA	V _{IN} = 1.8 V	Full			160	11122
			V _{IN} = 1.2 V	25°C		172	210	
			$v_{\rm IN} = 1.2 v$	Full			235	
			V 44V	25°C		204	330	
			V _{IN} = 1.1 V	Full			330	
r _{PD}	Output pulldown resistance	$V_{IN} = 3.3 V, V_{ON} = 0, I_{OUT} = 30$	mA	25°C		88	120	Ω
I _{ON}	ON input leakage current	V_{ON} = 1.1 V to 3.6 V or GND		Full			25	nA

7.6 Switching Characteristics – V_{IN} = 1.1 V

 $T_A = 25^{\circ}C$, RL_CHIP = 120 Ω (unless otherwise noted)

	PARAMETER	TES	ST CONDITIONS	MIN TYP	MAX	UNIT
			$C_L = 0.1 \ \mu F$	531		
t _{ON}	Turnon time	$R_L = 500 \ \Omega$	$C_L = 1 \ \mu F$	596		μs
			$C_L = 3.3 \ \mu F$	659		
			$C_L = 0.1 \ \mu F$	11		
t _{OFF}	Turnoff time	$R_L = 500 \ \Omega$	$C_L = 1 \ \mu F$	67		μs
			$C_L = 3.3 \ \mu F$	225		
			$C_L = 0.1 \ \mu F$	365		
t _r	V _{OUT} rise time	$R_L = 500 \ \Omega$	$C_L = 1 \ \mu F$	367		μs
			$C_L = 3.3 \ \mu F$	395		
			C _L = 0.1 μF	21		
t _f	V _{OUT} fall time	$R_L = 500 \ \Omega$	C _L = 1 μF	189		μs
			$C_L = 3.3 \ \mu F$	565		

7.7 Switching Characteristics – V_{IN} = 1.2 V

 $T_A = 25^{\circ}C$, RL_CHIP = 120 Ω (unless otherwise noted)

	PARAMETER	TES	ST CONDITIONS	MIN TYP	MAX	UNIT
			$C_L = 0.1 \ \mu F$	471		
t _{ON}	Turnon time	$R_L = 500 \ \Omega$	$C_L = 1 \ \mu F$	527		μs
			$C_L = 3.3 \ \mu F$	587		
			$C_L = 0.1 \ \mu F$	10		
t _{OFF}	Turnoff time	$R_L = 500 \ \Omega$	$C_L = 1 \ \mu F$	61		μs
			$C_L = 3.3 \ \mu F$	199		
			$C_L = 0.1 \ \mu F$	324		
t _r	V _{OUT} rise time	$R_L = 500 \ \Omega$	$C_L = 1 \ \mu F$	325		μs
			C _L = 3.3 μF	350		
			C _L = 0.1 μF	20		
t _f	V _{OUT} fall time	$R_L = 500 \ \Omega$	C _L = 1 μF	175		μs
			$C_L = 3.3 \ \mu F$	523		

7.8 Switching Characteristics – V_{IN} = 1.8 V

 $T_{A} = 25^{\circ}C$, RL_CHIP = 120 Ω (unless otherwise noted)

	PARAMETER	TES	ST CONDITIONS	MIN	TYP	MAX	UNIT
			C _L = 0.1 μF		302		
t _{ON}	Turnon time	$R_L = 500 \ \Omega$	C _L = 1 μF		335		μs
			$C_L = 3.3 \ \mu F$		367		
			$C_{L} = 0.1 \ \mu F$		8		
t _{OFF}	Turnoff time	$R_L = 500 \ \Omega$	$C_L = 1 \ \mu F$		49		μs
			$C_L = 3.3 \ \mu F$		167		
			$C_L = 0.1 \ \mu F$		220		
t _r	V _{OUT} rise time	$R_L = 500 \ \Omega$	$C_L = 1 \ \mu F$		220		μs
			$C_L = 3.3 \ \mu F$		235		
			$C_L = 0.1 \ \mu F$		15		
t _f	V _{OUT} fall time	$R_L = 500 \ \Omega$	$C_L = 1 \ \mu F$		159		μs
			$C_L = 3.3 \ \mu F$		481		

7.9 Switching Characteristics – V_{IN} = 2.5 V

 T_{A} = 25°C , RL_CHIP = 120 Ω (unless otherwise noted)

	PARAMETER	TES	ST CONDITIONS	MIN TYP	MAX	UNIT
			$C_L = 0.1 \ \mu F$	223		
t _{ON}	Turnon time	$R_L = 500 \ \Omega$	$C_L = 1 \ \mu F$	246		μs
			$C_L = 3.3 \ \mu F$	268		
			$C_L = 0.1 \ \mu F$	7		
t _{OFF}	Turnoff time	$R_L = 500 \ \Omega$	$C_L = 1 \ \mu F$	47		μs
			$C_L = 3.3 \ \mu F$	158		
			$C_L = 0.1 \ \mu F$	175		
t _r	V _{OUT} rise time	$R_L = 500 \ \Omega$	$C_L = 1 \ \mu F$	175		μs
			$C_L = 3.3 \ \mu F$	187		
			C _L = 0.1 μF	18		
t _f	V _{OUT} fall time	$R_L = 500 \ \Omega$	C _L = 1 μF	185		μs
			$C_L = 3.3 \ \mu F$	471		

7.10 Switching Characteristics – V_{IN} = 3 V

 T_{A} = 25°C , RL_CHIP = 120 Ω (unless otherwise noted)

	PARAMETER	TES	ST CONDITIONS	MIN	TYP MAX	UNIT
			$C_L = 0.1 \ \mu F$		191	
t _{ON}	Turnon time	$R_L = 500 \ \Omega$	$C_L = 1 \ \mu F$		211	μs
			$C_L = 3.3 \ \mu F$		231	
			$C_L = 0.1 \ \mu F$		7	
t _{OFF}	Turnoff time	$R_L = 500 \ \Omega$	$C_L = 1 \ \mu F$		46	μs
			C _L = 3.3 μF		156	
			$C_{L} = 0.1 \ \mu F$		159	
t _r	V _{OUT} rise time	$R_L = 500 \ \Omega$	$C_L = 1 \ \mu F$		160	μs
			C _L = 3.3 μF		170	
			C _L = 0.1 μF		17	
t _f	V _{OUT} fall time	$R_L = 500 \ \Omega$	C _L = 1 μF		160	μs
			$C_L = 3.3 \ \mu F$		473	



7.11 Switching Characteristics – V_{IN} = 3.6 V

 T_{A} = 25°C , RL_CHIP = 120 Ω (unless otherwise noted)


	PARAMETER	TES	ST CONDITIONS	MIN TYP	MAX	UNIT
			$C_L = 0.1 \ \mu F$	166		
t _{ON}	Turnon time	$R_L = 500 \ \Omega$	$C_L = 1 \ \mu F$	183		μs
			$C_L = 3.3 \ \mu F$	201		
			$C_{L} = 0.1 \ \mu F$	7		
t _{OFF}	Turnoff time	$R_L = 500 \ \Omega$	$C_L = 1 \ \mu F$	45		μs
			$C_L = 3.3 \ \mu F$	155		
			$C_L = 0.1 \ \mu F$	146		
tr	V _{OUT} rise time	$R_L = 500 \ \Omega$	$C_L = 1 \ \mu F$	146		μs
			$C_{L} = 3.3 \ \mu F$	156		
			$C_{L} = 0.1 \ \mu F$	17		
t _f	V _{OUT} fall time	$R_L = 500 \ \Omega$	C _L = 1 μF	161		μs
			$C_L = 3.3 \ \mu F$	475		

TPS22906 SLVS921A – MARCH 2009–REVISED JULY 2015




www.ti.com

7.12 Typical Characteristics









TPS22906 SLVS921A – MARCH 2009–REVISED JULY 2015



www.ti.com








TPS22906 SLVS921A – MARCH 2009–REVISED JULY 2015




www.ti.com






8 Parameter Measurement Information



t_{ON}/t_{OFF} WAVEFORMS

A. t_{rise} and t_{fall} of the control signal is 100 ns.






9 Detailed Description

9.1 Overview

TPS22906 is a low ON-state resistance (r_{ON}) load switch with controlled turnon. The device contains a P-channel MOSFET that operates over an input voltage range of 1.0 V to 3.6 V. The switch is controlled by an on/off input (ON), which is capable of interfacing directly with low-voltage control signals. A 120- Ω on-chip load resistor is added for output quick discharge when the switch is turned off.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 ON/OFF Control

The ON pin controls the state of the switch. Activating ON continuously holds the switch in the on state so long as there is no fault. ON is active HI and has a low threshold making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic threshold. It can be used with any microcontroller with 1.2-V, 1.8-V, 2.5-V, or 3.3-V GPIOs.

9.4 Device Functional Modes

Table 1 lists the functional modes of the TPS22906.

Table 1. Function Table

ON (CONTROL INPUT)	V _{IN} TO V _{OUT}	V _{OUT} TO GND
L	OFF	ON
Н	ON	OFF



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information


10.1.1 Input Capacitor

To limit the voltage drop on the input supply caused by transient in-rush currents when the switch turns on into a discharged load capacitor or short-circuit, a capacitor needs to be placed between V_{IN} and GND. A 1-µF ceramic capacitor, C_{IN} , place close to the pins is usually sufficient. Higher values of C_{IN} can be use to further reduce the voltage drop during high current application. When switching heavy loads, it is recommended to have an input capacitor approximately 10 times higher than the output capacitor to avoid excessive voltage drop.

10.1.2 Output Capacitor

Due to the integral body diode in the PMOS switch, a C_{IN} greater than C_L is highly recommended. A C_L greater than C_{IN} can cause V_{OUT} to exceed V_{IN} when the system supply is removed. This could result in current flow through the body diode from V_{OUT} to V_{IN} .

10.2 Typical Application



A. Switched mode power supply

Figure 30. Powering a Downstream Module

10.2.1 Design Requirements

Table 2 lists the design parameters for the TPS22906 device.

Load Current

Ambient Temperature

Tuble 2. Desig	in r drameters
DESIGN PARAMETER	EXAMPLE VALUE
V _{IN}	1.8 V

0.3 A 25°C

Table 2. Design Parameters

10.2.2 Detailed Design Procedure

10.2.2.1 V_{IN} to V_{OUT} Voltage Drop

The voltage drop from V_{IN} to V_{OUT} is determined by the ON-resistance of the device and the load current. The r_{ON} can be found in *Electrical Characteristics* and is dependent on temperature. When the value of r_{ON} is found, Equation 1 can be used to calculate the voltage drop across the device:

 $\Delta V = I_{LOAD} \times r_{ON}$

where

 ΔV = Voltage drop across the device

I_{LOAD} = Load current

Figure 31. Voltage Drop Vs Load Current

At V_{IN} = 1.8 V, the TPS22906 has a r_{ON} value of 114 m Ω . Using this value and the defined load current, the above equation can be evaluated:


 $\Delta V = 0.30 \text{ A} \times 114 \text{ m}\Omega$

where

• ΔV = 34 mV

Therefore, the voltage drop across the device will be 34 mV.

10.2.3 Application Curve



www.ti.com

(2)



11 Power Supply Recommendations

The device is designed to operate with a V_{IN} range of 1.1 V to 3.6 V. This supply must be well regulated and placed as close to the device terminals as possible. It must also be able to withstand all transient and load currents, using a recommended input capacitance of 1 μ F if necessary. If the supply is more than a few inches from the device terminals, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. If additional bulk capacitance is required, an electrolytic, tantalum, or ceramic capacitor of 10 μ F may be sufficient.

12 Layout

12.1 Layout Guidelines

For best performance, all traces should be as short as possible. To be most effective, the input and output capacitors should be placed close to the device to minimize the effects that parasitic trace inductances may have on normal and short circuit operation. Using wide traces for V_{IN} , V_{OUT} , and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance.

12.2 Layout Example




Figure 32. Recommended Board Layout



13 Device and Documentation Support

13.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.2 Trademarks

E2E is a trademark of Texas Instruments.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



25-Oct-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS22906YZVR	ACTIVE	DSBGA	YZV	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	5D (3 ~ 5)	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

25-Oct-2016

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22906YZVR	DSBGA	YZV	4	3000	178.0	9.2	1.0	1.0	0.63	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com


PACKAGE MATERIALS INFORMATION

22-Mar-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22906YZVR	DSBGA	YZV	4	3000	220.0	220.0	35.0



- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated