











TPS22965

SLVSBJ0F-AUGUST 2012-REVISED AUGUST 2016

TPS22965 5.7-V, 6-A, 16-m Ω On-Resistance Load Switch


Features

- Integrated Single Channel Load Switch
- Input Voltage Range: 0.8 V to 5.7 V
- Ultra-Low On Resistance (R_{ON})
 - $R_{ON} = 16 \text{ m}\Omega$ at VIN = 5 V (VBIAS = 5 V)
 - $R_{ON} = 16 \text{ m}\Omega$ at VIN = 3.6 V (VBIAS = 5 V)
 - R_{ON} = 16 mΩ at VIN = 1.8 V (VBIAS = 5 V)
- 6-A Maximum Continuous Switch Current
- Low Quiescent Current (50 µA)
- Low Control Input Threshold Enables Use of 1.2-, 1.8-, 2.5-, and 3.3-V Logic
- Configurable Rise Time
- Quick Output Discharge (QOD) (Optional)
- SON 8-pin Package With Thermal Pad
- ESD Performance Tested per JESD 22
 - 2000-V HBM and 1000-V CDM

Applications

- Ultrabook™
- Notebooks and Netbooks
- Tablet PC
- Consumer Electronics
- Set-top Boxes and Residential Gateways
- **Telecom Systems**
- Solid State Drives (SSDs)

Simplified Schematic



3 Description

The TPS22965x is a single channel load switch that provides configurable rise time to minimize inrush current. The device contains an N-channel MOSFET that can operate over an input voltage range of 0.8 V to 5.7 V and can support a maximum continuous current of 6 A. The switch is controlled by an on and off input (ON), which is capable of interfacing directly with low-voltage control signals. In the TPS22965, a 225- Ω on-chip load resistor is added for quick output discharge when switch is turned off.

The TPS22965x is available in a small, space-saving 2-mm × 2-mm 8-pin SON package (DSG) with integrated thermal pad allowing for high power dissipation. The device is characterized for operation over the free-air temperature range of -40°C to +105°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TPS22965 TPS22965N	WSON (8)	2.00 mm × 2.00 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

On-Resistance vs Input Voltage $(V_{BIAS} = 5 \text{ V}, I_{OUT} = -200 \text{ mA})$






Table of Contents

10
17
17
18
18
19
2 [,]
22
22
22
2
2
n Updates 2
2
2
2
2
•
23

Changes from Revision E (May 2016) to Revision F	Page
Updated all Typical Characteristics Graphs	
Changes from Revision D (March 2015) to Revision E	Page
Changed QOD from "TPS22965 Only" to "Optional" in Features section	
Changes from Revision C (February 2015) to Revision D	Pago
Added TPS22965N part number	
Updated Thermal Information table	(
Updated typical AC timing parameters (tables, graphs and scope captures)	12
Changes from Revision B (June 2014) to Revision C	Page
Extended Recommended Operating free-air temperature range maximum to 105°C	
• Added temperature operations to <i>Electrical Characteristics</i> , V _{BIAS} = 5 V	(
Added temperature operations to <i>Electrical Characteristics</i> , V _{BIAS} = 2.5 V	
Changes from Revision A (August 2013) to Revision B	Page
Added Device Information table	onal Modes

Submit Documentation Feedback

Copyright © 2012-2016, Texas Instruments Incorporated

Application and Implementation section, Power Supply Recommendations section, Layout section, Device and



w	/ww.ti.com	A Page
•	Added Thermal Information table	6
С	Changes from Original (August 2012) to Revision A	Page
•	Updated VON MAX value to fix typo that restricted operating range. Chawith rest of document.	



5 Device Comparison Table

DEVICE	R _{ON} AT 3.3 V (TYP)	QUICK OUTPUT DISCHARGE	MAXIMUM OUTPUT CURRENT	ENABLE
TPS22965	16 m Ω	Yes	6 A	Active high
TPS22965N	16 mΩ	No	6 A	Active high

6 Pin Configuration and Functions



Pin Functions

	PIN				
No.	NAME	I/O	DESCRIPTION		
1 2	VIN	I	Switch input. Input bypass capacitor recommended for minimizing V _{IN} dip. Must be connected to Pin 1 and Pin 2. See the <i>Application and Implementation</i> section for more information		
3	ON	I	ive high switch control input. Do not leave floating		
4	VBIAS	I	Bias voltage. Power supply to the device. Recommended voltage range for this pin is 2.5 V to 5.7 V. See the <i>Application and Implementation</i> section for more information		
5	GND	_	Device ground		
6	СТ	0	Switch slew rate control. Can be left floating. See the <i>Adjustable Rise Time</i> section for more information		
7	VOLIT	0	Contract and and		
8	VOUT	0	Switch output		
_	Thermal Pad	_	Thermal pad (exposed center pad) to alleviate thermal stress. Tie to GND. See the <i>Layout Example</i> section for layout guidelines		



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2)

		MIN	MAX	UNIT
V _{IN}	Input voltage	-0.3	6	V
V _{OUT}	Output voltage	-0.3	6	V
V_{BIAS}	Bias voltage	-0.3	6	V
V _{ON}	On voltage	-0.3	6	V
I _{MAX}	Maximum continuous switch current		6	Α
I _{PLS}	Maximum pulsed switch current, pulse < 300 µs, 2% duty cycle		8	Α
T_{J}	Maximum junction temperature		125	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V Florensets discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V	
V(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

7.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V_{IN}	Input voltage		0.8	V_{BIAS}	V
V_{BIAS}	Bias voltage		2.5	5.7	V
V_{ON}	ON voltage		0	5.7	V
V _{OUT}	Output voltage			V_{IN}	V
V_{IH}	High-level input voltage, ON	$V_{BIAS} = 2.5 \text{ V to } 5.7 \text{ V}$	1.1	5.7	V
V_{IL}	Low-level input voltage, ON	$V_{BIAS} = 2.5 \text{ V to } 5.7 \text{ V}$	0	0.5	V
C _{IN}	Input capacitor		1 ⁽¹⁾		μF
T_A	Operating free-air temperature	2)	-40	105	°C

⁽¹⁾ See the Application Information section.

⁽²⁾ All voltage values are with respect to network ground pin.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

⁽²⁾ In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature [T_{A(max)}] is dependent on the maximum operating junction temperature [T_{J(max)}], the maximum power dissipation of the device in the application [P_{D(max)}], and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the equation: T_{A (max)} = T_{J(max)} - (θ_{JA} × P_{D(max)})



7.4 Thermal Information

		TPS22965x	
	THERMAL METRIC ⁽¹⁾		UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	72.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	96.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	42.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	3.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	42.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	13.2	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics—V_{BIAS} = 5 V

Unless otherwise noted, the specification in the following table applies where $V_{BIAS} = 5 \text{ V}$. Typical values are for $T_A = 25 \text{ °C}$.

	PARAMETER	TEST CON	IDITIONS	T _A	MIN TYP	MAX	UNIT
POWER SI	UPPLIES AND CURRENTS	"					
I _Q V _{VBIAS}	V _{BIAS} quiescent current	$I_{OUT} = 0 \text{ mA},$ $V_{IN} = V_{ON} = V_{BIAS} = 5 \text{ N}$	V	-40°C to +105°C	50	75	μΑ
$I_{SD} V_{BIAS}$	V _{BIAS} shutdown current	$V_{ON} = GND, V_{OUT} = 0$	V	-40°C to +105°C		2	μA
			V _{IN} = 5 V	-40°C to +105°C	0.005	5	
1 1/	V _{IN} off-state supply current	$V_{ON} = GND,$	$V_{IN} = 3.3 \ V$	-40°C to +105°C	0.002	3	
$I_{SD} V_{IN}$	V _{IN} oil-state supply current	$V_{OUT} = 0 V$	V _{IN} = 1.8 V	-40°C to +105°C	0.002	2	μΑ
			V _{IN} = 0.8 V	-40°C to +105°C	0.001	1	
I _{ON}	ON pin input leakage current	V _{ON} = 5.5 V		-40°C to +105°C		0.5	μΑ
RESISTAN	CE CHARACTERISTICS						
				25°C	16	21	
			$V_{IN} = 5 V$	-40°C to +85°C		23	mΩ
				-40°C to +105°C		25	
				25°C	16	21	mΩ
			$V_{IN} = 3.3 \text{ V}$	-40°C to +85°C		23	
				-40°C to +105°C		25	
				25°C	16	21	mΩ
			V _{IN} = 1.8 V	-40°C to +85°C		23	
Б.	011	$I_{OUT} = -200 \text{ mA},$		-40°C to +105°C		25	
R _{ON}	ON-state resistance	V _{BIAS} = 5 V		25°C	16	21	
			V _{IN} = 1.5 V	-40°C to +85°C		23	$m\Omega$
				-40°C to +105°C		25	
				25°C	16	21	-
			V _{IN} = 1.2 V	-40°C to +85°C		23	mΩ
				-40°C to +105°C		25	1
				25°C	16	21	
			V _{IN} = 0.8 V	-40°C to +85°C		23	mΩ
				-40°C to +105°C		25	
R _{PD} ⁽¹⁾	Output pulldown resistance	V _{IN} = 5 V, V _{ON} = 0 V, I _O	OUT = 15 mA	-40°C to +105°C	225	300	Ω

(1) TPS22965 only



7.6 Electrical Characteristics— $V_{BIAS} = 2.5 \text{ V}$

Unless otherwise noted, the specification in the following table applies where $V_{BIAS} = 2.5 \text{ V}$. Typical values are for $T_A = 25 \text{ °C}$.

	PARAMETER	TEST CONDITIONS		T _A	MIN	TYP	MAX	UNIT
POWER SI	JPPLIES AND CURRENTS							
I _Q V _{VBIAS}	V _{BIAS} quiescent current	$I_{OUT} = 0 \text{ mA},$ $V_{IN} = V_{ON} = V_{BIAS} = 2.$	5 V	-40°C to +105°C		20	30	μA
I _{SD} V _{BIAS}	V _{BIAS} shutdown current	$V_{ON} = GND, V_{OUT} = 0$	V	-40°C to +105°C			2	μA
			V _{IN} = 2.5 V	-40°C to +105°C		0.005	3	
1 1/	V _{IN} off-state supply current	$V_{ON} = GND,$	$V_{IN} = 1.8 \text{ V}$	-40°C to +105°C		0.002	2	
$I_{SD} V_{IN}$	V _{IN} on-state supply current	$V_{OUT} = 0 V$	$V_{IN} = 1.2 \text{ V}$	-40°C to +105°C		0.002	2	μA
			$V_{IN} = 0.8 \text{ V}$	-40°C to +105°C		0.001	1	
I _{ON}	ON pin input leakage current	V _{ON} = 5.5 V		-40°C to +105°C			0.5	μΑ
RESISTAN	CE CHARACTERISTICS							
				25°C		20	24	
			V _{IN} = 2.5 V	-40°C to +85°C			27	mΩ
				-40°C to +105°C			28	
			V _{IN} = 1.8 V	25°C		19	23	mΩ
				-40°C to +85°C			26	
				-40°C to +105°C			28	
			V _{IN} = 1.5 V	25°C		18	23	
R _{ON}	ON-state resistance	$I_{OUT} = -200 \text{ mA},$ $V_{BIAS} = 2.5 \text{ V}$		-40°C to +85°C			25	
		V BIAS — 2.0 V		-40°C to +105°C			27	
				25°C	0	18	23	
			$V_{IN} = 1.2 \text{ V}$	-40°C to +85°C			25	mΩ
				-40°C to +105°C			27	
				25°C		17	22	
			$V_{IN} = 0.8 \text{ V}$	-40°C to +85°C			25	mΩ
				-40°C to +105°C			27	
R _{PD} ⁽¹⁾	Output pulldown resistance	$V_{IN} = 2.5 \text{ V}, V_{ON} = 0 \text{ V}$, I _{OUT} = 1 mA	-40°C to +105°C		275	325	Ω

⁽¹⁾ TPS22965 only




7.7 Switching Characteristics

	PARAMETER	TEST CONDITION	MIN TYP	MAX UNIT
V _{IN} = \	V _{ON} = V _{BIAS} = 5 V, T _A = 2	5ºC (unless otherwise noted)	<u> </u>	
t _{ON}	Turnon time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	1600	
t _{OFF}	Turnoff time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ C_T = 1000 \ pF$	9	
t _R	V _{OUT} rise time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	1985	μs
t _F	V _{OUT} fall time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ C_T = 1000 \ pF$	3	
t_D	ON delay time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	660	
$V_{IN} = 0$	$0.8 \text{ V}, \text{ V}_{ON} = \text{V}_{BIAS} = 5 \text{ V},$	T _A = 25°C (unless otherwise noted)	•	*
t _{ON}	Turnon time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ C_T = 1000 \ pF$	730	
t _{OFF}	Turnoff time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	100	
t_R	V _{OUT} rise time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	380	μs
t _F	V _{OUT} fall time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	8	
t_D	ON delay time	$R_L = 10~\Omega,~C_L = 0.1~\mu F,~C_T = 1000~pF$	560	
V _{IN} = 2	2.5 V, V _{ON} = 5 V, V _{BIAS} =	2.5 V, T _A = 25°C (unless otherwise noted)		
t_{ON}	Turnon time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	2435	
t _{OFF}	Turnoff time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	9	
t_R	V _{OUT} rise time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	2515	μs
t _F	V _{OUT} fall time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	4	
t_D	ON delay time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ C_T = 1000 \ pF$	1230	
$V_{IN} = 0$	0.8 V, $V_{ON} = 5$ V, $V_{BIAS} =$	2.5 V, T _A = 25°C (unless otherwise noted)		
t _{ON}	Turnon time	R_L = 10 Ω , C_L = 0.1 μ F, C_T = 1000 p F	1565	
t _{OFF}	Turnoff time	R_L = 10 Ω , C_L = 0.1 μ F, C_T = 1000 p F	70	
t _R	V _{OUT} rise time	R_L = 10 Ω , C_L = 0.1 μ F, C_T = 1000 p F	930	μs
t _F	V _{OUT} fall time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ C_T = 1000 \ pF$	8	
t_D	ON delay time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	1110	



7.8 Typical DC Characteristics




Copyright © 2012–2016, Texas Instruments Incorporated

Submit Documentation Feedback

TEXAS INSTRUMENTS

Typical DC Characteristics (continued)




Submit Documentation Feedback

Copyright © 2012–2016, Texas Instruments Incorporated




Typical DC Characteristics (continued)



TEXAS INSTRUMENTS

7.9 Typical Switching Characteristics

 T_A = 25°C, C_T = 1000 pF, C_{IN} = 1 $\mu F,~C_L$ = 0.1 $\mu F,~R_L$ = 10 Ω




Submit Documentation Feedback

Copyright © 2012–2016, Texas Instruments Incorporated




Typical Switching Characteristics (continued)



TEXAS INSTRUMENTS

Typical Switching Characteristics (continued)




Submit Documentation Feedback

Copyright © 2012–2016, Texas Instruments Incorporated



8 Parameter Measurement Information



A. Rise and fall times of the control signal is 100 ns.

Figure 32. Test Circuit




Figure 33. $\,t_{\text{ON}}$ and t_{OFF} Waveforms




9 Detailed Description

9.1 Overview

The TPS22965x device is a single channel, 6-A load switch in an 8-pin SON package. To reduce the voltage drop in high current rails, the device implements an ultra-low resistance N-channel MOSFET. The device has a programmable slew rate for applications that require specific rise-time.

The device has very low leakage current during off state. This prevents downstream circuits from pulling high standby current from the supply. Integrated control logic, driver, power supply, and output discharge FET eliminates the need for any external components, which reduces solution size and bill of materials (BOM) count.

9.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated



9.3 Feature Description

9.3.1 Adjustable Rise Time

A capacitor to GND on the CT pin sets the slew rate. The voltage on the CT pin can be as high as 12 V; therefore, the minimum voltage rating for the CT capacitor must be 25 V for optimal performance. An approximate formula for the relationship between CT and slew rate when V_{BIAS} is set to 5 V is shown in Equation 1. This equation accounts for 10% to 90% measurement on V_{OUT} and does **NOT** apply for CT = 0 pF. Use Table 1 to determine rise times for when CT = 0 pF.

$$SR = 0.38 \times CT + 34$$

where

- SR is the slew rate (in µs/V)
- CT is the the capacitance value on the CT pin (in pF)
- The units for the constant 34 are μ s/V. The units for the constant 0.38 are μ s/(V × pF). (1)

Rise time can be calculated by multiplying the input voltage by the slew rate. Table 1 contains rise time values measured on a typical device. Rise times shown in Table 1 are only valid for the power-up sequence where V_{IN} and V_{BIAS} are already in steady state condition before the ON pin is asserted high.

				о . сыр										
CT (pF)	TYPICAL VALUES at 25°C with a 25 V X7R 10% CERAMIC CAPACITOR on CT ⁽¹⁾													
	VIN = 5 V	VIN = 3.3 V	VIN = 1.8 V	VIN = 1.5 V	VIN = 1.2 V	VIN = 1.05 V	VIN = 0.8 V							
0	180	136	94	84	74	70	60							
220	547	378	232	202	173	157	129							
470	962	654	386	333	282	252	206							
1000	1983	1330	765	647	533	476	382							
2200	4013	2693	1537	1310	1077	959	766							
4700	8207	5490	3137	2693	2200	1970	1590							
10000	17700	11767	6697	5683	4657	4151	3350							

Table 1. Rise Time vs CT Capacitor

9.3.2 Quick Output Discharge (QOD) (Optional)

The TPS22965 includes a QOD feature. When the switch is disabled, a discharge resistor is connected between VOUT and GND. This resistor has a typical value of 225 Ω and prevents the output from floating while the switch is disabled.

9.3.3 Low Power Consumption During Off State

The I_{SD} V_{IN} supply current is 0.01 μA typical at 1.8 VIN. Typically, the downstream loads must have a significantly higher off-state leakage current. The load switch allows system standby power consumption to be reduced.

9.4 Device Functional Modes

The Table 2 lists the VOUT pin states as determined by the ON pin.

Table 2. VOUT Connection

ON	TPS22965	TPS22965N
L	GND	Open
Н	VIN	VIN

⁽¹⁾ Rise time (μ s) 10% - 90%, C_L = 0.1 μ F, C_{IN} = 1 μ F, R_L = 10 Ω , V_{BIAS} = 5 V



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

10.1.1 ON and OFF Control

The ON pin controls the state of the switch. Asserting ON high enables the switch. ON is active high and has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic thresholds. It can be used with any microcontroller with 1.2 V or higher GPIO voltage. This pin cannot be left floating and must be driven either high or low for proper functionality.

10.1.2 Input Capacitor (Optional)

To limit the voltage drop on the input supply caused by transient inrush currents when the switch turns on into a discharged load capacitor or short-circuit, a capacitor needs to be placed between VIN and GND. A 1- μ F ceramic capacitor, C_{IN} , placed close to the pins, is usually sufficient. Higher values of C_{IN} can be used to further reduce the voltage drop during high current applications. When switching heavy loads, it is recommended to have an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop.

10.1.3 Output Capacitor (Optional)

Becuase of the integrated body diode in the NMOS switch, a C_{IN} greater than C_{L} is highly recommended. A C_{L} greater than C_{IN} can cause V_{OUT} to exceed V_{IN} when the system supply is removed. This could result in current flow through the body diode from V_{OUT} to V_{IN} . A C_{IN} to C_{L} ratio of 10 to 1 is recommended for minimizing V_{IN} dip caused by inrush currents during startup; however, a 10 to 1 ratio for capacitance is not required for proper functionality of the device. A ratio smaller than 10 to 1 (such as 1 to 1) could cause slightly more V_{IN} dip upon turn-on due to inrush currents. This can be mitigated by increasing the capacitance on the CT pin for a longer rise time (see the *Adjustable Rise Time* section).

10.1.4 V_{IN} and V_{BIAS} Voltage Range


For optimal R_{ON} performance, make sure $V_{IN} \le V_{BIAS}$. The device is still functional if $V_{IN} > V_{BIAS}$ but it exhibits R_{ON} greater than what is listed in the *Electrical Characteristics—V_{BIAS} = 5 V* table. See Figure 34 for an example of a typical device. Notice the increasing R_{ON} as V_{IN} exceeds V_{BIAS} voltage. Never exceed the maximum voltage rating for V_{IN} and V_{BIAS} .

Product Folder Links: *TPS22965*

Copyright © 2012-2016, Texas Instruments Incorporated



Application Information (continued)



 $T_A = 25 \, ^{\circ}C$

 $I_{OUT} = -200 \text{ mA}$

Figure 34. R_{ON} vs V_{IN}

10.2 Typical Application

This application demonstrates how the TPS22965x can be used to power downstream modules.




Figure 35. Powering a Downstream Module

10.2.1 Design Requirements

Table 3 shows the design parameters.

Table 3. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
V _{IN}	3.3 V
V _{BIAS}	5 V
C _L	22 μF
Maximum Acceptable Inrush Current	400 mA



10.2.2 Detailed Design Procedure

10.2.2.1 Inrush Current

When the switch is enabled, the output capacitors must be charged up from 0 V to the set value (3.3 V in this example). This charge arrives in the form of inrush current. Inrush current can be calculated using Equation 2.

Inrush Current = $C \times dV/dt$

where

- · C is the output capacitance
- dV is the output voltage
- dt is the rise time (2)

The TPS22965x offers adjustable rise time for VOUT. This feature allows the user to control the inrush current during turn-on. The appropriate rise time can be calculated using the design requirements and the inrush current equation. See Equation 3 and Equation 4.

$$400 \text{ mA} = 22 \mu\text{F} \times 3.3 \text{ V/dt}$$
 (3)

$$dt = 181.5 \,\mu s$$
 (4)

To ensure an inrush current of less than 400 mA, choose a CT value that yields a rise time of more than 181.5 µs. See the oscilloscope captures in the *Application Curves* section for an example of how the CT capacitor can be used to reduce inrush current.

10.2.2.2 Thermal Considerations

The maximum IC junction temperature must be restricted to 125°C under normal operating conditions. To calculate the maximum allowable dissipation, $P_{D(max)}$ for a given output current and ambient temperature, use Equation 5 as a guideline:

$$P_{\text{D(max)}} = \frac{T_{\text{J(max)}} - T_{\text{A}}}{\theta_{\text{JA}}}$$


where

- P_{D(max)} is the maximum allowable power dissipation
- T_{J(max)} is the maximum allowable junction temperature (125°C for the TPS22965x)
- T_A is the ambient temperature of the device
- Θ_{JA} = junction to air thermal impedance. See the *Thermal Information* table. This parameter is highly dependent upon board layout.

See Figure 38, notice that the thermal vias are located under the exposed thermal pad of the device. This allows for thermal diffusion away from the device.



10.2.3 Application Curves



11 Power Supply Recommendations

The device is designed to operate from a VBIAS range of 2.5 V to 5.7 V and a VIN range of 0.8 V to VBIAS.



12 Layout

12.1 Layout Guidelines

For best performance, all traces must be as short as possible. To be most effective, the input and output capacitors must be placed close to the device to minimize the effects that parasitic trace inductances may have on normal operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance. The CT trace must be as short as possible to avoid parasitic capacitance.

12.2 Layout Example




Figure 38. Layout Recommendation



13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

For related documentation see the following:

- Managing Inrush Current
- TPS22965EVM-023 Single 6A Load Switch
- Load Switch Thermal Considerations
- TPS22965NEVM User's Guide
- TPS22965WDSGQ1EVM User's Guide

13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.4 Trademarks

E2E is a trademark of Texas Instruments.

Ultrabook is a trademark of Intel.

All other trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

12-Aug-2016

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS22965DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ZSA0	Samples
TPS22965DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ZSA0	Samples
TPS22965NDSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ZDVI	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

12-Aug-2016

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS22965:

Automotive: TPS22965-Q1


NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Feb-2017

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity AO

	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22965DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS22965DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS22965NDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

www.ti.com 5-Feb-2017




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22965DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TPS22965DSGT	WSON	DSG	8	250	210.0	185.0	35.0
TPS22965NDSGR	WSON	DSG	8	3000	210.0	185.0	35.0

DSG (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- This drawing is subject to change without notice.
- Quad Flatpack, No-Leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.

See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. Falls within JEDEC MO-229.



DSG (S-PWSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4208347/I 06/15

NOTE: All linear dimensions are in millimeters



DSG (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.