



Dual Channel Precision Adjustable Current-Limited Power Switches

Check for Samples: TPS2560A, TPS2561A

FEATURES

- Two separate current limiting channels
- **Meets USB Current-Limiting Requirements**
- Adjustable Current Limit, 250 mA-2.8 A (typ)
- Accurate 2.1A Min / 2.5A Max Setting (Including Resistor)
- Fast Overcurrent Response 3.5-µs (typ)
- Two 44-mΩ High-Side MOSFETs
- Operating Range: 2.5 V to 6.5 V
- 2-µA Maximum Standby Supply Current
- **Built-in Soft-Start**
- 15 kV / 8 kV System-Level ESD Capable
- UL Listed File No. E169910
- **CB & Nemko Certified**


APPLICATIONS

- **USB Ports/Hubs**
- **Digital TV**
- **Set-Top Boxes**
- **VOIP Phones**

DESCRIPTION

The TPS2560A and TPS2561A are dual-channel power-distribution switches intended for applications where precision current limiting is required or heavy capacitive loads and short circuits are encountered. These devices offer a programmable current-limit threshold between 250 mA and 2.8 A (typ) per channel via an external resistor. The power-switch rise and fall times are controlled to minimize current surges during turn on/off.

Each channel of the TPS2560A/61A devices limits the output current to a safe level by switching into a constant-current mode when the output load exceeds the current-limit threshold. The FAULTx logic output for each channel independently asserts low during overcurrent and over temperature conditions.







Figure 1. Typical Application as USB Power Switch



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





WWW.IIOO.II

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

AVAILABLE OPTIONS AND ORDERING INFORMATION

| DEVICE ⁽¹⁾ | AMBIENT TEMPERATURE (2) | ENABLE SON (3) (DRC) | | MARKING | RECOMMENDED MAXIMUM CONTINUOUS LOAD CURRENT PER CHANNEL | | |
|-----------------------|----------------------------|----------------------|-------------|---------|---|--|--|
| TPS2560A | 4000 1- 0500 | Active low | TPS2560ADRC | 2560A | 2.5 A | | |
| TPS2561A | –40°C to 85°C | Active high | TPS2561ADRC | 2561A | 2.3 A | | |

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (2) Maximum ambient temperature is a function of device junction temperature and system level considerations, such as power dissipation and board layout. See dissipation rating table and recommended operating conditions for specific information related to these devices.
- (3) Add an R suffix to the device type for tape and reel.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1) (2)

| | | VALUE | UNIT |
|--------|--|---|------|
| Voltag | ge range on IN, OUTx, ENx or ENx, ILIM, FAULTx | -0.3 to 7 | V |
| Voltag | ge range from IN to OUTx | –7 to 7 | V |
| Contir | nuous output current | Internally Limited | |
| Contir | nuous total power dissipation | See the Dissipation Rating Table | |
| Contir | oltage range on IN, OUTx, ENx or ENx, ILIM, FAULTx ontinuous output current ontinuous total power dissipation ontinuous FAULTx sink current IM source current SD HBM CDM SD – system level (contact/air) (3) aximum junction temperature | 25 | mA |
| ILIM s | source current | Internally Limited | mA |
| ECD | НВМ | 2 | kV |
| ESD | CDM | 500 | V |
| ESD - | system level (contact/air) (3) | -0.3 to 7 -7 to 7 Internally Limited See the Dissipation Rating Table 25 Internally Limited 2 | kV |
| Maxim | num junction temperature | -40 to OTSD2 ⁽⁴⁾ | °C |

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Voltages are referenced to GND unless otherwise noted.
- (3) Surges per EN61000-4-2, 1999 applied between USB and output ground of the TPS2560AEVM (HPA424) evaluation module (documentation available on the Web.) These were the test level, no the failure threshold.
- (4) Ambient over temperature shutdown threshold

DISSIPATION RATING TABLE

| BOARD | PACKAGE | THERMAL RESISTANCE ⁽¹⁾ θ _{JA} | THERMAL RESISTANCE θ _{JC} | T _A ≤ 25°C POWER RATING |
|-----------------------|---------|---|--|--|
| High-K ⁽²⁾ | DRC | 41.6 °C/W | 10.7 °C/W | 2403 mW |

(1) Mounting per the PowerPADTM Thermally Enhanced Package application report (SLMA002)

(2) The JEDEC high-K (2s2p) board used to derive this data was a 3in × 3in, multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on top and bottom of the board.

Submit Documentation Feedback

Copyright © 2011, Texas Instruments Incorporated

STRUMENTS





www.ti.com

RECOMMENDED OPERATING CONDITIONS

| | | | | MIN | MAX | UNIT |
|----------------------|--|---------------|-----|-----|------|------|
| V _{IN} | Input voltage, IN | | | 2.5 | 6.5 | V |
| $V_{\overline{ENx}}$ | Enable welters | TPS256 | 60A | 0 | 6.5 | |
| V _{ENx} | Enable voltage | TPS256 | 51A | 0 | 6.5 | V |
| V _{IH} | High-level input voltage on ENx or ENx | | | 1.1 | | |
| V _{IL} | Low-level input voltage on ENx | x or ENx | | | 0.66 | V |
| l _{outx} | Continuous output current per | channel, OUTx | | 0 | 2.5 | Α |
| | Continuous FAULTx sink curre | ent | | 0 | 10 | mA |
| TJ | Operating virtual junction temp | erature | | -40 | 125 | °C |
| R _{ILIM} | Recommended resistor limit ra | ange | | 20 | 187 | kΩ |

ELECTRICAL CHARACTERISTICS

over recommended operating conditions, $V_{(ENIX)} = 0$ V, or $V_{ENIX} = V_{IN}$ (unless otherwise noted)

| | PARAMETER | | TEST COND | DITIONS ⁽¹⁾ | MIN | TYP | MAX | UNIT |
|---------------------|------------------------------------|--|---|--|----------|--------------------|---------------|------|
| POWER | SWITCH | • | | | | | · · · · · · · | |
| | Static drain-source on-state | T _J = 25 °C | | | | 44 | 50 | |
| r _{DS(on)} | resistance per channel, IN to OUTx | –40 °C ≤T _J ≤12 | | | 70 | mΩ | | |
| | Di di di di | V _{IN} = 6.5 V | | 2 | 3 | 4 | | |
| t _r | Rise time, output | V _{IN} = 2.5 V | C _{Lx} = 1 μF, R _{Lx} = | C_{Lx} = 1 μ F, R_{Lx} = 100 Ω , (see Figure 2) | | 2 | 3 | ms |
| | F 11.0 | V _{IN} = 6.5 V | (see Figure 2) | | | 0.8 | 1.0 | |
| t _f | Fall time, output | V _{IN} = 2.5 V | | | 0.4 | 0.6 | 0.8 | |
| ENABLE | INPUT EN OR EN | | | | <u> </u> | | | |
| | Enable pin turn on/off threshold | | | | 0.66 | | 1.1 | V |
| | Hysteresis | | | | | 55 ⁽²⁾ | | mV |
| I _{EN} | Input current | V _{ENx} = 0 V or 6. | .5 V, V _{/ENx} = 0 V or 6.5 | V | -0.5 | | 0.5 | μΑ |
| t _{on} | Turnon time | 0 4 | 400 0 (5: 0 | n | | | 9 | ms |
| t _{off} | Turnoff time | $C_{Lx} = 1 \mu F, R_{Lx}$ | = 100 Ω , (see Figure 2 | (1) | | | 6 | ms |
| CURREN | IT LIMIT | | | | * | | | |
| | Occupant limit (and Figure 4) | OUTx connecte | ed to GND | $R_{ILIM} = 24.3 \text{ k}\Omega \pm 1\%$ | 2100 | 2300 | 2500 | ^ |
| I _{OS} | Current-limit (see Figure 4) | OUT1 and OUT2 connected to GND $R_{ILIM} = 47.5 \text{ k}\Omega \pm 1\%$ | | | 2100 | 2300 | 2500 | mA |
| t _{IOS} | Response time to short circuit | V _{IN} = 5.0 V (see | e Figure 3) | 1 | | 3.5 ⁽²⁾ | | μs |

⁽¹⁾ Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

⁽²⁾ These parameters are provided for reference only, and do not constitute part of TI's published specifications for purposes of TI's product warranty.



ELECTRICAL CHARACTERISTICS (continued)

over recommended operating conditions, $V_{IENx} = 0$ V, or $V_{ENx} = V_{IN}$ (unless otherwise noted)

| | PARAMETER | TEST C | ONDITIONS ⁽¹⁾ | MIN | TYP | MAX | UNIT |
|---------------------|---|--|-----------------------------------|----------|-------------------|------|------|
| SUPPLY (| CURRENT | | | | | • | |
| I _{IN_off} | Supply current, low-level output | V _{IN} = 6.5 V, No load on OUTx, V | = 6.5 V or V _{ENx} = 0 V | | 0.1 | 2.0 | μA |
| | Complete support birth level subset | V 05 V No lood or OUT | R _{ILIM} = 20 kΩ | | 100 | 125 | μA |
| I _{IN_on} | Supply current, high-level output | $V_{IN} = 6.5 \text{ V}$, No load on OUT | $R_{ILIM} = 100 \text{ k}\Omega$ | | 85 | 110 | μA |
| I _{REV} | Reverse leakage current | V _{OUTx} = 6.5 V, V _{IN} = 0 V | $T_J = 25^{\circ}C$ | | 0.01 | 1.0 | μA |
| UNDERVO | DLTAGE LOCKOUT | | | <u> </u> | | , | |
| UVLO | Low-level input voltage, IN | V _{IN} rising | | | 2.35 | 2.45 | V |
| | Hysteresis, IN | T _J = 25°C | | | 35 | | mV |
| FAULTx F | LAG | | | | | • | |
| V _{OL} | Output low voltage, FAULTx | I FAULTX = 1 mA | | | | 180 | mV |
| | Off-state leakage | V FAULTX = 6.5 V | | | | 1 | μA |
| | FAULTx deglitch | FAULTx assertion or de-assertion | due to overcurrent condition | 6 | 9 | 13 | ms |
| THERMAL | SHUTDOWN | | | | | • | |
| OTSD2 | Thermal shutdown threshold | | | 155 | | | °C |
| OTSD | Thermal shutdown threshold in current-limit | | | 135 | | | °C |
| | Hysteresis | | | | 20 ⁽³⁾ | | °C |

⁽³⁾ These parameters are provided for reference only, and do not constitute part of TI's published specifications for purposes of TI's product warranty.


www.ti.com

DEVICE INFORMATION

Pin Functions

| | PIN | | | | | | |
|-------------|----------|----------|-----|---|--|--|--|
| NAME | TPS2560A | TPS2561A | 1/0 | DESCRIPTION | | | |
| EN1 | 4 | - | I | Enable input, logic low turns on channel one power switch | | | |
| EN1 | - | 4 | I | Enable input, logic high turns on channel one power switch | | | |
| EN2 | 5 | - | I | Enable input, logic low turns on channel two power switch | | | |
| EN2 | - | 5 | I | Enable input, logic high turns on channel two power switch | | | |
| GND | 1 | 1 | | Ground connection; connect externally to PowerPAD | | | |
| IN | 2, 3 | 2, 3 | I | Input voltage; connect a 0.1 µF or greater ceramic capacitor from IN to GND as close to the IC as possible. | | | |
| FAULT1 | 10 | 10 | 0 | Active-low open-drain output, asserted during overcurrent or overtemperature condition on channel one. | | | |
| FAULT2 | 6 | 6 | 0 | Active-low open-drain output, asserted during overcurrent or overtemperature condition on channel two | | | |
| OUT1 | 9 | 9 | 0 | Power-switch output for channel one | | | |
| OUT2 | 8 | 8 | 0 | Power-switch output for channel two | | | |
| ILIM | 7 | 7 | 0 | External resistor used to set current-limit threshold; recommended 20 k Ω \leq R _{ILIM} \leq 187 k Ω . | | | |
| PowerPAD TM | PAD | PAD | | Internally connected to GND; used to heat-sink the part to the circuit board traces. Connect PowerPAD to GND pin externally. | | | |

FUNCTIONAL BLOCK DIAGRAM



PARAMETER MEASUREMENT INFORMATION




Figure 2. Test Circuit and Voltage Waveforms




Figure 3. Response Time to Short Circuit Waveform




Figure 4. Output Voltage vs. Current-Limit Threshold



TYPICAL CHARACTERISTICS




Figure 5. Typical Characteristics Reference Schematic





Figure 6. Turn-on Delay and Rise Time

STRUMENTS



t - Time - 20 ms/div Figure 8. Full-Load to Short-Circuit Transient Response

Figure 9. Short-Circuit to Full-Load Recovery Response


V_{OUT1} 5 V/div

V_{OUT2} 5 V/div

FAULT2_bar 5 V/div

2 A/div






700 Yu 600 YuN = 6.5 V VIN = 6.5 V VIN = 2.5 V TJ - Junction Temperature - °C

Figure 10. UVLO - Undervoltage Lockout - V

Figure 11. I_{IN} - Supply Current, Output Disabled - nA







Figure 12. I_{IN} – Supply Current, Output Enabled – μA

Figure 13. I_{IN} – Supply Current, Output Enabled – μA







Figure 14. MOSFET r_{DS(on)} Vs. Junction Temperature


Figure 15. Switch Current Vs. Drain-Source Voltage Across Switch





TYPICAL CHARACTERISTICS (continued)








Figure 17. Switch Current vs. Drain-Source Voltage Across Switch



DETAILED DESCRIPTION

OVERVIEW

The TPS2560A/61A is a dual-channel, current-limited power-distribution switch using N-channel MOSFETs for applications where short circuits or heavy capacitive loads will be encountered. This device allows the user to program the current-limit threshold between 250 mA and 2.8 A (typ) per channel via an external resistor. This device incorporates an internal charge pump and gate drive circuitry necessary to drive the N-channel MOSFETs. The charge pump supplies power to the driver circuit for each channel and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.5 V and requires little supply current. The driver controls the gate voltage of the power switch. The driver incorporates circuitry that controls the rise and fall times of the output voltage to limit large current and voltage surges and provides built-in soft-start functionality. Each channel of the TPS2560A/61A limits the output current to the programmed current-limit threshold I_{OS} during an overcurrent or short-circuit event by reducing the charge pump voltage driving the N-channel MOSFET and operating it in the linear range of operation. The result of limiting the output current to I_{OS} reduces the output voltage at OUTx because the N-channel MOSFET is no longer fully enhanced.

OVERCURRENT CONDITIONS

The TPS2560A/61A responds to overcurrent conditions by limiting the output current per channel to I_{OS}. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Two possible overload conditions can occur.

The first condition is when a short circuit or partial short circuit is present when the device is powered-up or enabled. The output voltage is held near zero potential with respect to ground and the TPS2560A/61A ramps the output current to I_{OS} . The TPS2560A/61A devices will limit the current to I_{OS} until the overload condition is removed or the device begins to thermal cycle.

The second condition is when a short circuit, partial short circuit, or transient overload occurs while the device is enabled and powered on. The device responds to the overcurrent condition within time t_{IOS} (see Figure 3). The current-sense amplifier is overdriven during this time and momentarily disables the internal current-limit MOSFET. The current-sense amplifier recovers and ramps the output current to I_{OS} . Similar to the previous case, the TPS2560A/61A will limit the current to I_{OS} until the overload condition is removed or the device begins to thermal cycle.

The TPS2560A/61A thermal cycles if an overload condition is present long enough to activate thermal limiting in any of the above cases. The device turns off when the junction temperature exceeds 135°C (min) while in current limit. The device remains off until the junction temperature cools 20°C (typ) and then restarts. The TPS2560A/61A cycles on/off until the overload is removed (see Figure 9).

) S





FAULTX RESPONSE

The FAULTx open-drain outputs are asserted (active low) on an individual channel during an overcurrent or overtemperature condition. The TPS2560A/61A asserts the FAULTx signal until the fault condition is removed and the device resumes normal operation on that channel. The TPS2560A/61A is designed to eliminate false FAULTx reporting by using an internal delay "deglitch" circuit (9-ms typ) for overcurrent conditions without the need for external circuitry. This ensures that FAULTx is not accidentally asserted due to normal operation such as starting into a heavy capacitive load. The deglitch circuitry delays entering and leaving current-limited induced fault conditions. The FAULTx signal is not deglitched when the MOSFET is disabled due to an overtemperature condition but is deglitched after the device has cooled and begins to turn on. This unidrectional deglitch prevents FAULTx oscillation during an overtemperature event.

UNDERVOLTAGE LOCKOUT (UVLO)

The undervoltage lockout (UVLO) circuit disables the power switch until the input voltage reaches the UVLO turn-on threshold. Built-in hysteresis prevents unwanted on/off cycling due to input voltage droop during turn on.

ENABLE (ENX OR ENX)

The logic enables control the power switches and device supply current. The supply current is reduced to less than 2-µA when a logic high is present on ENx or when a logic low is present on ENx. A logic low input on ENx or a logic high input on ENx enables the driver, control circuits, and power switches. The enable inputs are compatible with both TTL and CMOS logic levels.

THERMAL SENSE

The TPS2560A/61A self protects by using two independent thermal sensing circuits that monitor the operating temperature of the power switch and disable operation if the temperature exceeds recommended operating conditions. Each channel of the TPS2560A/61A operates in constant-current mode during an overcurrent conditions, which increases the voltage drop across the power switch. The power dissipation in the package is proportional to the voltage drop across the power switch, which increases the junction temperature during an overcurrent condition. The first thermal sensor (OTSD) turns off the individual power switch channel when the die temperature exceeds 135°C (min) and the channel is in current limit. Hysteresis is built into the thermal sensor, and the switch turns on after the device has cooled approximately 20°C.

The TPS2560A/61A also has a second ambient thermal sensor (OTSD2). The ambient thermal sensor turns off both power switch channels when the die temperature exceeds 155°C (min) regardless of whether the power switch channels are in current limit and will turn on the power switches after the device has cooled approximately 20°C. The TPS2560A/61A continues to cycle off and on until the fault is removed.

TEXAS INSTRUMENTS

APPLICATION INFORMATION

INPUT AND OUTPUT CAPACITANCE

Input and output capacitance improves the performance of the device; the actual capacitance should be optimized for the particular application. For all applications, a $0.1\mu F$ or greater ceramic bypass capacitor between IN and GND is recommended as close to the device as possible for local noise decoupling. This precaution reduces ringing on the input due to power-supply transients. Additional input capacitance may be needed on the input to reduce voltage overshoot from exceeding the absolute maximum voltage of the device during heavy transient conditions. This is especially important during bench testing when long, inductive cables are used to connect the evaluation board to the bench power supply.

Output capacitance is not required, but placing a high-value electrolytic capacitor on the output pin is recommended when large transient currents are expected on the output.

PROGRAMMING THE CURRENT-LIMIT THRESHOLD

The overcurrent threshold is user programmable via an external resistor, R_{ILIM} . R_{ILIM} sets the current-limit threshold for both channels. The TPS2560A/61A use an internal regulation loop to provide a regulated voltage on the ILIM pin. The current-limit threshold is proportional to the current sourced out of ILIM. The recommended 1% resistor range for R_{ILIM} is 20 k $\Omega \leq R_{ILIM} \leq$ 187 k Ω to ensure stability of the internal regulation loop. Many applications require that the minimum current limit is above a certain current level or that the maximum current limit is below a certain current level, so it is important to consider the tolerance of the overcurrent threshold when selecting a value for R_{ILIM} . The following equations calculates the resulting overcurrent threshold for a given external resistor value (R_{ILIM}). The traces routing the R_{ILIM} resistor to the TPS2560A/61A should be as short as possible to reduce parasitic effects on the current-limit accuracy.

$$I_{OSmax}(mA) = \frac{52850V}{R_{ILIM}^{0.957}k\Omega}$$

$$I_{OSnom}(mA) = \frac{56000V}{R_{ILIM}k\Omega}$$

$$I_{OSmin}(mA) = \frac{61200V}{R_{ILIM}^{1.056}k\Omega}$$
(1)




Figure 18. Current-Limit Threshold vs. R_{ILIM}

Product Folder Link(s): TPS2560A TPS2561A





APPLICATION 1: DESIGNING ABOVE A MINIMUM CURRENT LIMIT

Some applications require that current limiting cannot occur below a certain threshold. For this example, assume that 2 A must be delivered to the load so that the minimum desired current-limit threshold is 2000 mA. Use the I_{OS} equations and Figure 18 to select R_{ILIM} .

$$\begin{split} I_{OSmin}(mA) &= 2000mA \\ I_{OSmin}(mA) &= \frac{61200V}{R_{ILIM}^{1.056}k\Omega} \\ R_{ILIM}(k\Omega) &= \left(\frac{61200V}{I_{OSmin}mA}\right)^{\frac{1}{1.056}} \\ R_{ILIM}(k\Omega) &= 25.52k\Omega \end{split}$$

Select the closest 1% resistor less than the calculated value: $R_{ILIM} = 25.5 \text{ k}\Omega$. This sets the minimum current-limit threshold at 2 A . Use the I_{OS} equations, Figure 18, and the previously calculated value for R_{ILIM} to calculate the maximum resulting current-limit threshold.

$$\begin{split} R_{ILIM}(k\Omega) &= 25.5 k\Omega \\ I_{OSmax}(mA) &= \frac{52850 \text{V}}{R_{ILIM}^{0.957} k\Omega} \\ I_{OSmax}(mA) &= \frac{52850 \text{V}}{25.5^{0.957} k\Omega} \\ I_{OSmax}(mA) &= 2382 mA \end{split}$$

The resulting maximum current-limit threshold is 2382 mA with a 25.5 k Ω resistor.

APPLICATION 2: DESIGNING BELOW A MAXIMUM CURRENT LIMIT

Some applications require that current limiting must occur below a certain threshold. For this example, assume that the desired upper current-limit threshold must be below 1000 mA to protect an up-stream power supply. Use the I_{OS} equations and Figure 18 to select R_{ILIM} .

$$\begin{split} I_{OSmax}(mA) &= 1000mA \\ I_{OSmax}(mA) &= \frac{52850V}{R_{ILIM}^{0.957}k\Omega} \\ R_{ILIM}(k\Omega) &= \left(\frac{52850V}{I_{OSmax}mA}\right)^{\frac{1}{0.957}} \\ R_{ILIM}(k\Omega) &= 63.16k\Omega \end{split}$$

Select the closest 1% resistor greater than the calculated value: $R_{ILIM}=63.4~k\Omega$. This sets the maximum current-limit threshold at 1000 mA . Use the I_{OS} equations, Figure 18, and the previously calculated value for R_{ILIM} to calculate the minimum resulting current-limit threshold.

$$\begin{split} R_{\text{ILIM}}(k\Omega) &= 63.4 k\Omega \\ I_{\text{OSmin}}(\text{mA}) &= \frac{61200 \text{V}}{R_{\text{ILIM}}^{1.056} k\Omega} \\ I_{\text{OSmin}}(\text{mA}) &= \frac{61200 \text{V}}{63.4^{1.056} k\Omega} \\ I_{\text{OSmin}}(\text{mA}) &= 765 \text{mA} \end{split}$$
 (5)

The resulting minimum current-limit threshold is 765 mA with a 63.4 k Ω resistor.




ACCOUNTING FOR RESISTOR TOLERANCE

The previous sections described the selection of $R_{\rm ILIM}$ given certain application requirements and the importance of understanding the current-limit threshold tolerance. The analysis focused only on the TPS2560A/61A performance and assumed an exact resistor value. However, resistors sold in quantity are not exact and are bounded by an upper and lower tolerance centered around a nominal resistance. The additional $R_{\rm ILIM}$ resistance tolerance directly affects the current-limit threshold accuracy at a system level. The following table shows a process that accounts for worst-case resistor tolerance assuming 1% resistor values. Step one follows the selection process outlined in the application examples above. Step two determines the upper and lower resistance bounds of the selected resistor. Step three uses the upper and lower resistor bounds in the $I_{\rm OS}$ equations to calculate the threshold limits. It is important to use tighter tolerance resistors, e.g. 0.5% or 0.1%, when precision current limiting is desired.

Table 1. Common R_{ILIM} Resistor Selections

| Desired Newstral | Ideal | Closest 1% | Resistor | Tolerance | | Actual Limits | |
|---------------------------------------|---------------|---------------|-------------|--------------|-----------------|----------------------|-----------------|
| Desired Nominal Current Limit (mA) | Resistor (kΩ) | Resistor (kΩ) | 1% low (kΩ) | 1% high (kΩ) | IOS MIN (mA) | IOS Nom (mA) | IOS MAX (mA) |
| 300 | 186.7 | 187 | 185.1 | 188.9 | 241.6 | 299.5 | 357.3 |
| 400 | 140.0 | 140 | 138.6 | 141.4 | 328.0 | 400.0 | 471.4 |
| 600 | 93.3 | 93.1 | 92.2 | 94.0 | 504.6 | 601.5 | 696.5 |
| 800 | 70.0 | 69.8 | 69.1 | 70.5 | 684.0 | 802.3 | 917.6 |
| 1000 | 56.0 | 56.2 | 55.6 | 56.8 | 859.9 | 996.4 | 1129.1 |
| 1200 | 46.7 | 46.4 | 45.9 | 46.9 | 1052.8 | 1206.9 | 1356.3 |
| 1400 | 40.0 | 40.2 | 39.8 | 40.6 | 1225.0 | 1393.0 | 1555.9 |
| 1600 | 35.0 | 34.8 | 34.5 | 35.1 | 1426.5 | 1609.2 | 1786.2 |
| 1800 | 31.1 | 30.9 | 30.6 | 31.2 | 1617.3 | 1812.3 | 2001.4 |
| 2000 | 28.0 | 28 | 27.7 | 28.3 | 1794.7 | 2000.0 | 2199.3 |
| 2200 | 25.5 | 25.5 | 25.2 | 25.8 | 1981.0 | 2196.1 | 2405.3 |
| 2400 | 23.3 | 23.2 | 23.0 | 23.4 | 2188.9 | 2413.8 | 2633.0 |
| 2600 | 21.5 | 21.5 | 21.3 | 21.7 | 2372.1 | 2604.7 | 2831.9 |
| 2800 | 20.0 | 20 | 19.8 | 20.2 | 2560.4 | 2800.0 | 3034.8 |

Submit Documentation Feedback





POWER DISSIPATION AND JUNCTION TEMPERATURE

The low on-resistance of the N-channel MOSFET allows small surface-mount packages to pass large currents. It is good design practice to estimate power dissipation and junction temperature. The below analysis gives an approximation for calculating junction temperature based on the power dissipation in the package. However, it is important to note that thermal analysis is strongly dependent on additional system level factors. Such factors include air flow, board layout, copper thickness and surface area, and proximity to other devices dissipating power. Good thermal design practice must include all system level factors in addition to individual component analysis.

Begin by determining the $r_{DS(on)}$ of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read $r_{DS(on)}$ from the typical characteristics graph. Using this value, the power dissipation can be calculated by:

$$P_D = (R_{DS(on)} \times I_{OUT1}^2) + (R_{DS(on)} \times I_{OUT2}^2)$$

Where:

P_D = Total power dissipation (W)

 $r_{DS(on)}$ = Power switch on-resistance of one channel (Ω)

 I_{OUTx} = Maximum current-limit threshold set by $R_{ILIM}(A)$

This step calculates the total power dissipation of the N-channel MOSFET.

Finally, calculate the junction temperature:

$$T_J = P_D \times \theta_{JA} + T_A$$

Where:

 T_A = Ambient temperature (°C)

 θ_{JA} = Thermal resistance (°C/W)

 P_D = Total power dissipation (W)

Compare the calculated junction temperature with the initial estimate. If they are not within a few degrees, repeat the calculation using the "refined" $r_{DS(on)}$ from the previous calculation as the new estimate. Two or three iterations are generally sufficient to achieve the desired result. The final junction temperature is highly dependent on thermal resistance θ_{JA} , and thermal resistance is highly dependent on the individual package and board layout. The Dissipating Rating Table provides example thermal resistances for specific packages and board layouts.

TEXAS INSTRUMENTS

AUTO-RETRY FUNCTIONALITY

Some applications require that an overcurrent condition disables the part momentarily during a fault condition and re-enables after a pre-set time. This auto-retry functionality can be implemented with an external resistor and capacitor. During a fault condition, FAULTx pulls ENx low disabling the part. The part is disabled when ENx is pulled below the turn-off threshold, and FAULTx goes high impedance allowing C_{RETRY} to begin charging. The part re-enables when the voltage on ENx reaches the turn-on threshold, and the auto-retry time is determined by the resistor/capacitor time constant. The part will continue to cycle in this manner until the fault condition is removed.




Figure 19. Auto-Retry Functionality

Some applications require auto-retry functionality and the ability to enable/disable with an external logic signal. The figure below shows how an external logic signal can drive EN through R_{FAULT} and maintain auto-retry functionality. The resistor/capacitor time constant determines the auto-retry time-out period.




Figure 20. Auto-Retry Functionality With External EN Signal

Submit Documentation Feedback



www.ti.com

TWO-LEVEL CURRENT-LIMIT CIRCUIT

INSTRUMENTS

Some applications require different current-limit thresholds depending on external system conditions. Figure 21 shows an implementation for an externally controlled, two-level current-limit circuit. The current-limit threshold is set by the total resistance from ILIM to GND (see previously discussed *Programming the Current-Limit Threshold* section). A logic-level input enables/disables MOSFET Q1 and changes the current-limit threshold by modifying the total resistance from ILIM to GND. Additional MOSFET/resistor combinations can be used in parallel to Q1/R2 to increase the number of additional current-limit levels.

NOTE

ILIM should never be driven directly with an external signal.




Figure 21. Two-Level Current-Limit Circuit





30-Sep-2014

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | _ | Pins | _ | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|------|----------------------------|------------------|---------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| TPS2560ADRCR | ACTIVE | VSON | DRC | 10 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 2560A | Samples |
| TPS2560ADRCT | ACTIVE | VSON | DRC | 10 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 2560A | Samples |
| TPS2561ADRCR | ACTIVE | VSON | DRC | 10 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 2561A | Samples |
| TPS2561ADRCT | ACTIVE | VSON | DRC | 10 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 2561A | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

30-Sep-2014

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS2561A:

Automotive: TPS2561A-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Oct-2014

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| | Dimension designed to accommodate the component length |
| | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| All difficultions are nominal | | | | | | | | | | | | |
|-------------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| TPS2560ADRCR | VSON | DRC | 10 | 3000 | 330.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |
| TPS2560ADRCT | VSON | DRC | 10 | 250 | 180.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |
| TPS2561ADRCR | VSON | DRC | 10 | 3000 | 330.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |
| TPS2561ADRCT | VSON | DRC | 10 | 250 | 180.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |

www.ti.com 1-Oct-2014



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS2560ADRCR | VSON | DRC | 10 | 3000 | 367.0 | 367.0 | 35.0 |
| TPS2560ADRCT | VSON | DRC | 10 | 250 | 210.0 | 185.0 | 35.0 |
| TPS2561ADRCR | VSON | DRC | 10 | 3000 | 367.0 | 367.0 | 35.0 |
| TPS2561ADRCT | VSON | DRC | 10 | 250 | 210.0 | 185.0 | 35.0 |



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Small Outline No-Lead (SON) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance, if present.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions, if present



DRC (S-PVSON-N10)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

DRC (S-PVSON-N10)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A.

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity www.ti.com/wirelessconnectivity