











TPS25940-Q1

SLVSDJ0A-MAY 2016-REVISED JUNE 2016

## TPS25940-Q1 2.7-V to 18-V eFuse with Integrated Short-to-Battery Protection

#### **Features**

- AEC-Q100 Qualified with:
  - Temperature Grade 1: –40°C to +125°C Ambient Operating Temperature Range
  - Device HBM ESD Classification Level 2
  - Device CDM ESD Classification Level C5
- 2.7-V to 18-V Operating Voltage, 20 V (Maximum)
- Total  $R_{ON}$ : 42 m $\Omega$  (Typical)
- 0.6-A to 5.3-A Adjustable Current Limit (±8%)
- IMON Current Indicator Output (±8%)
- Adjustable Under-, Overvoltage Threshold (±2%)
- Reverse Current Blocking
- 1-us Reverse Voltage Shutoff
- Programmable dV<sub>o</sub>/dt Control
- Power Good and Fault Outputs
- Short-to-Battery Protection
- Short-to-Ground Protection

## **Applications**

- **USB Hubs**
- Holdup Power Management
- Automotive Infotainment
- **ADAS Cameras and Radar Sensors**

## 3 Description

The TPS25940-Q1 eFuse Power Switch is a compact, feature rich power management device with a full suite of protection functions. The wide operating range allows control of many popular DC bus voltages. Integrated back-to-back FETs provide bidirectional current control making the device well suited for systems with load side holdup energy that must not drain back to a failed supply bus.

Load, source and device protection are provided with many programmable features including overcurrent, ramp and overvoltage, undervoltage thresholds. For system status monitoring and downstream load control, the device provides PGOOD, FLT and precise current monitor output. Precise programmable undervoltage, overvoltage thresholds and mode simplify power management


The TPS25940-Q1 monitors  $V_{(IN)}$  and  $V_{(OUT)}$  to provide true reverse current blocking when  $V_{(IN)}$  <  $(V_{(OUT)} - 66 \text{ mV})$ . This function supports supply bus protection from over-voltages during output short to battery faults.

#### Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TPS25940-Q1	WQFN (20)	3.00 mm x 4.00 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Simplified Schematic



#### **Output Short-to-Battery Detection and Protection**





## **Table of Contents**

1	Features 1		8.4 Device Functional Modes	2
2	Applications 1	9	Application and Implementation	24
3	Description 1		9.1 Application Information	24
4	Revision History2		9.2 Typical Application	24
5	Pin Configuration and Functions	10	Power Supply Recommendations	35
6	Specifications4		10.1 Transient Protection	3
•	6.1 Absolute Maximum Ratings		10.2 Output Short-Circuit Measurements	30
	6.2 ESD Ratings	11	Layout	37
	6.3 Recommended Operating Conditions		11.1 Layout Guidelines	37
	6.4 Thermal Information		11.2 Layout Example	38
	6.5 Electrical Characteristics5	12	Device and Documentation Support	39
	6.6 Timing Requirements		12.1 Documentation Support	39
	6.7 Typical Characteristics		12.2 Community Resources	39
7	Parametric Measurement Information 15		12.3 Trademarks	39
8	Detailed Description 16		12.4 Electrostatic Discharge Caution	39
-	8.1 Overview		12.5 Glossary	39
	8.2 Functional Block Diagram	13	Mechanical, Packaging, and Orderable Information	39
	•			

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


## 

Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated



## 5 Pin Configuration and Functions



## **Pin Functions**

	PIN		D=20010=101				
NO.	NAME	TYPE	DESCRIPTION				
1	DEVSLP	I	Active high. DevSleep mode control. A high at this pin activates the DevSleep mode (low power mode). If unused, leave floating or connect it to GND				
2	PGOOD	0	Active high. A high indicates PGTH has crossed the threshold value. It is an open drain output. If unused, leave floating				
3	PGTH	I	Positive input of PGOOD comparator. If unused connect to OUT or GND				
4							
5							
6	OUT	0	Power output of the device				
7							
8							
9							
10							
11	IN	1	Power input and supply voltage of the device				
12							
13							
14	EN/UVLO	I	Input for setting programmable undervoltage lockout threshold. An undervoltage event opens internal FET and assert FLT to indicate power-failure				
15	OVP	I	Input for setting programmable overvoltage protection threshold. An overvoltage event opens the internal FET and assert FLT to indicate overvoltage				
16	GND	_	Ground. The GND terminal must be connected to the exposed PowerPAD. This PowerPAD must be connected to a PCB ground plane using multiple vias for good thermal performance				
17	ILIM	I/O	A resistor from this pin to GND sets the overload and short-circuit current limit				
18	dVdT	I/O	A capacitor from this pin to GND sets the ramp rate of output voltage				
19	IMON	0	This pin sources a scaled down ratio of current through the internal FET. A resistor from this pin to GND converts current to proportional voltage, used as analog current monitor. If unused, leave floating				
20	FLT	0	Fault event indicator, goes low to indicate fault condition because of undervoltage, overvoltage, reverse voltage and thermal shutdown event. It is an open drain output. If unused, leave floating				

Copyright © 2016, Texas Instruments Incorporated



## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
	IN, OUT, PGTH, PGOOD, EN/UVLO, OVP, DEVSLP, FLT	-0.3	20	
lanut valtage	IN, OUT (10 ms transient)		22	V
Input voltage	dVdT, ILIM	-0.3	3.6	V
	IMON	-0.3	7	
Sink current	PGOOD, FLT, dVdT		10	mA
Maximum continuous switch current, $T_A = 85^{\circ}C^{(2)}$	I <sub>MAX</sub>		4.78	Α
Source current	dVdT, ILIM, IMON		Internally Limite	d
Continuous power dissipation	Continuous power dissipation		Thermal Informa	ation table
Maximum junction temperature	T <sub>J</sub>	-40	150	°C
Storage temperature	T <sub>stg</sub>	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT	
V		Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>		V	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1000	V	

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
IN		2.7		18	
EN/UVLO, OVP, DEVSLP, OUT, PGTH, PGOOD, FLT	Input voltage	0		18	V
dVdT, ILIM		0		3	
IMON		0		6	
ILIM	Resistance	16.9		150	kΩ
IMON	Resistance	1			K22
OUT	External capacitance				μF
dVdT				470	nF
T <sub>J</sub>	Operating junction temperature	-40	25	125	°C

<sup>(2)</sup> Assumes 15 K power-on-hours at 100% duty cycle. This information is provided solely for your convenience and does not extend or modify the warranty provided under TI's standard terms and conditions for TI's semiconductor products.



#### 6.4 Thermal Information

		TPS25940-Q1	
	THERMAL METRIC <sup>(1)</sup>	RVC (WQFN)	UNIT
		20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	38.1	°C/W
$R_{\theta JCtop}$	Junction-to-case (top) thermal resistance	40.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	13.6	°C/W
ΨJΤ	Junction-to-top characterization parameter	0.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	13.7	°C/W
$R_{\theta JCbot}$	Junction-to-case (bottom) thermal resistance	3.4	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

## 6.5 Electrical Characteristics

 $-40^{\circ}\text{C} \leq \text{T}_{\text{J}} = \text{T}_{\text{A}} \leq 125^{\circ}\text{C}, \ 2.7 \ \text{V} \leq \text{V}_{(\text{IN})} = 18 \ \text{V}, \ \text{V}_{(\text{EN/UVLO})} = 2 \ \text{V}, \ \text{V}_{(\text{OVP})} = \text{V}_{(\text{DEVSLP})} = \text{V}_{(\text{PGTH})} = 0 \ \text{V}, \ \text{R}_{(\text{ILIM})} = 150 \ \text{k}\Omega, \ \text{C}_{(\text{OUT})} = 1 \ \text{pulling}, \ \text{R}_{(\text{COUT})} = 1 \ \text{EV}_{(\text{COVP})} = \text{V}_{(\text{DEVSLP})} = \text{V}_{(\text{PGTH})} = 0 \ \text{V}, \ \text{R}_{(\text{ILIM})} = 150 \ \text{k}\Omega, \ \text{C}_{(\text{OUT})} = 1 \ \text{EV}_{(\text{COUT})} = 1 \ \text{EV}_{(\text{COVP})} = 1 \ \text{EV}_{(\text{C$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOL	TAGE AND INTERNAL UNDERVOLTAGE	GE LOCKOUT				
V <sub>(IN)</sub>	Operating input voltage		2.7		18	٧
V <sub>(UVR)</sub>	Internal UVLO threshold, rising		2.2	2.3	2.4	٧
V <sub>(UVRhys)</sub>	Internal UVLO hysteresis		105	116	125	mV
		V <sub>(EN/UVLO)</sub> = 2 V, V <sub>(IN)</sub> = 3 V	140	210	300	
I <sub>Q(ON)</sub>	Supply current, enabled	V <sub>(EN/UVLO)</sub> = 2 V, V <sub>(IN)</sub> = 12 V	140	199	260	μΑ
		V <sub>(EN/UVLO)</sub> = 2 V, V <sub>(IN)</sub> = 18 V	140	202	270	
		V <sub>(EN/UVLO)</sub> = 0 V, V <sub>(IN)</sub> = 3 V	4	8.6	15	
I <sub>Q(OFF)</sub>	Supply current, disabled	V <sub>(EN/UVLO)</sub> = 0 V, V <sub>(IN)</sub> = 12 V	6	15	20	μΑ
		V <sub>(EN/UVLO)</sub> = 0 V, V <sub>(IN)</sub> = 18 V	8	18.5	25	
I <sub>Q(DEVSLP)</sub>	Supply current, devSleep mode	V <sub>(DEVSLP)</sub> = 0 V, V <sub>(IN)</sub> = 2.7 V to 18 V	70	95	130	μΑ
ENABLE AND	UNDERVOLTAGE LOCKOUT (EN/UVI	LO) INPUT				
V <sub>(ENR)</sub>	EN/UVLO threshold voltage, rising		0.97	0.99	1.01	٧
V <sub>(ENF)</sub>	EN/UVLO threshold voltage, falling		0.9	0.92	0.94	V
V <sub>(SHUTF)</sub>	EN threshold voltage for Low I <sub>Q</sub> shutdown, falling		0.3	0.47	0.63	V
V <sub>(SHUTFhys)</sub>	EN hysteresis for low I <sub>Q</sub> shutdown, hysteresis (1)			66		mV
I <sub>EN</sub>	EN Input leakage current	0 V ≤ V <sub>(EN/UVLO)</sub> ≤ 18 V	-100	0	100	nA
OVER VOLTA	GE PROTECTION (OVP) INPUT					
V <sub>(OVPR)</sub>	Overvoltage threshold voltage, rising		0.97	0.99	1.01	V
V <sub>(OVPF)</sub>	Overvoltage threshold voltage, falling		0.9	0.92	0.94	V
I <sub>(OVP)</sub>	OVP input leakage current	0 V ≤ V <sub>(OVP)</sub> ≤ 5 V	-100	0	100	nA
DEVSLP MOD	DE INPUT (DEVSLP): ACTIVE HIGH					
V <sub>(DEVSLPR)</sub>	DEVSLP threshold voltage, rising		1.6	1.85	2	٧
V <sub>(DEVSLPF)</sub>	DEVSLP threshold voltage, falling		0.8	0.96	1.1	٧
(DEVSLP)	DEVSLP input leakage current	0.2 V ≤ V <sub>(DEVSLP)</sub> ≤ 18 V	0.6	1	1.25	μA
OUTPUT RAI	IP CONTROL (dVdT)					
(dVdT)	dVdT charging current	$V_{(dVdT)} = 0 V$	0.85	1	1.15	μΑ
R <sub>(dVdT)</sub>	dVdT discharging resistance	EN/UVLO = 0 V, I <sub>(dVdT)</sub> = 10 mA sinking		16	24	Ω
V <sub>(dVdTmax)</sub>	dVdT maximum capacitor voltage		2.6	2.88	3.1	٧
GAIN <sub>(dVdT)</sub>	dVdT to OUT gain	$\Delta V_{(OUT)}/\Delta V_{(dVdT)}$	11.65	11.9	12.05	V/V
CURRENT LII	MIT PROGRAMMING (ILIM)		<u> </u>			

<sup>(1)</sup> These parameters are provided for reference only and do not constitute part of TI's published device specifications for purposes of TI's product warranty.



## **Electrical Characteristics (continued)**

-40 °C  $\leq$  T $_{J}$  = T $_{A}$   $\leq$  125 °C, 2.7 V  $\leq$  V $_{(IN)}$  = 18 V, V $_{(EN/UVLO)}$  = 2 V, V $_{(OVP)}$  = V $_{(DEVSLP)}$  = V $_{(PGTH)}$  = 0 V, R $_{(ILIM)}$  = 150 k $\Omega$ , C $_{(OUT)}$  = 1  $\mu$ F, C $_{(dVdT)}$  = OPEN, PGOOD = FLT = IMON = OPEN. Positive current into terminals. All voltages referenced to GND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>(ILIM)</sub>	ILIM bias voltage			0.87		V
		$R_{(ILIM)} = 150 \text{ k}\Omega, (V_{(IN)} - V_{(OUT)}) = 1 \text{ V}$	0.53	0.58	0.63	
		$R_{(ILIM)} = 88.7 \text{ k}\Omega, (V_{(IN)} - V_{(OUT)}) = 1 \text{ V}$	0.9	0.99	1.07	
		$R_{\text{(ILIM)}} = 42.2 \text{ k}\Omega, (V_{\text{(IN)}} - V_{\text{(OUT)}}) = 1 \text{ V}$	1.92	2.08	2.25	
		$R_{(ILIM)} = 20 \text{ k}\Omega, (V_{(IN)} - V_{(OUT)}) = 1 \text{ V}$	4.09	4.45	4.81	
I <sub>(LIM)</sub>	Current limit <sup>(2)</sup>	$R_{(ILIM)} = 16.9 \text{ k}\Omega, (V_{(IN)} - V_{(OUT)}) = 1 \text{ V}$	4.78	5.2	5.62	Α
		R <sub>(ILIM)</sub> = OPEN, Open resistor current limit (single point failure test: UL60950)	0.35	0.45	0.55	
		R <sub>(ILIM)</sub> = SHORT, Shorted resistor current limit (single point failure test: UL60950)	0.55	0.67	0.8	
I <sub>(DEVSLP(LIM))</sub>	DevSleep mode current limit		0.55	0.67	0.8	Α
		$R_{(ILIM)} = 42.2 \text{ k}\Omega, V_{(VIN)} = 12 \text{ V}, (V_{(IN)} - V_{(OUT)}) = 5 \text{ V}$	1.91	2.07	2.24	
Ios	Short-circuit current limit (2)	$R_{\text{(ILIM)}} = 20 \text{ k}\Omega, V_{\text{(VIN)}} = 12 \text{ V}, (V_{\text{(IN)}} - V_{\text{(OUT)}}) = 5 \text{ V}$	4	4.4	4.7	Α
		$R_{(ILIM)} = 16.9 \text{ k}\Omega, V_{(VIN)} = 12 \text{ V}, (V_{(IN)} - V_{(OUT)}) = 5 \text{ V}$	4.7	5.11	5.52	
I <sub>(FASTRIP)</sub>	Fast-trip comparator threshold <sup>(1)(2)</sup>			1.5 x I <sub>(LIM)</sub> + 0.375		Α
CURRENT M	ONITOR OUTPUT (IMON)					
GAIN <sub>(IMON)</sub>	Gain factor I <sub>(IMON)</sub> :I <sub>(OUT)</sub>	1 A ≤ I <sub>(OUT)</sub> ≤ 5 A	47.78	52.3	57.23	μA/A
	OWER SWITCH	1 (22.7)			ı	
		1 A ≤ I <sub>(OUT)</sub> ≤ 5 A, T <sub>J</sub> = 25°C		42	49	
R <sub>ON</sub>	IN to OUT - ON resistance	$1 \text{ A} \le I_{\text{(OUT)}} \le 5 \text{ A}, -40^{\circ}\text{C} \le T_{\text{J}} \le +85^{\circ}\text{C}$	26	42	58	mΩ
		$1 \text{ A} \le I_{(OUT)} \le 5 \text{ A}, -40^{\circ}\text{C} \le T_{J} \le +125^{\circ}\text{C}$	26	42	64	
PASS FET O	UTPUT (OUT)					
		V <sub>(IN)</sub> = 18 V, V <sub>(EN/UVLO)</sub> = 0 V, V <sub>(OUT)</sub> = 0 V (sourcing)	-2	0	2	
I <sub>lkg(OUT)</sub>	OUT leakage current in off state	$V_{(IN)} = 2.7 \text{ V}, V_{(EN/UVLO)} = 0 \text{ V}, V_{(OUT)} = 18 \text{ V (sinking)}$	6	13	20	μΑ
$V_{(REVTH)}$	V <sub>(IN)</sub> – V <sub>(OUT)</sub> threshold for reverse protection comparator, falling		-77	-66	-55	mV
V <sub>(FWDTH)</sub>	V <sub>(IN)</sub> – V <sub>(OUT)</sub> threshold for reverse protection comparator, rising		86	100	114	mV
FAULT FLAG	(FLT): ACTIVE LOW		· · ·			
$R_{(\overline{FLT})}$	FLT internal pull-down resistance	$V_{(OVP)} = 2 \text{ V}, I_{\overline{(FLT)}} = 5 \text{ mA sinking}$	10	18	30	Ω
I <sub>(FLT)</sub>	FLT input leakage current	0 V ≤ V <sub>(FLT)</sub> ≤ 18 V	-1	0	1	μΑ
POSITIVE IN	PUT for POWER-GOOD COMPARATOR	R (PGTH)				
V <sub>(PGTHR)</sub>	PGTH threshold voltage, rising		0.97	0.99	1.01	V
$V_{(PGTHF)}$	PGTH threshold voltage, falling		0.9	0.92	0.94	V
I <sub>(PGTH)</sub>	PGTH input leakage current	0 V ≤ V <sub>(PGTH)</sub> ≤ 18 V	-100	0	100	nA
POWER-GOO	DD COMPARATOR OUTPUT (PGOOD):	ACTIVE HIGH				
R <sub>(PGOOD)</sub>	PGOOD internal pull-down resistance	$V_{(PGTH)} = 0V$ , $I_{(PGOOD)} = 5$ mA sinking	10	20	35	Ω
I <sub>(PGOOD)</sub>	PGOOD input leakage current	0 V ≤ V <sub>(PGOOD)</sub> ≤ 18 V	-1	0	1	μΑ
THERMAL SI	HUT DOWN (TSD)					
T <sub>(TSD)</sub>	TSD threshold <sup>(1)</sup>			160		°C
T <sub>(TSDhys)</sub>	TSD hysteresis <sup>(1)</sup>			12		°C
	Thermal fault			Auto-re	Am.	

<sup>(2)</sup> Pulse-testing techniques maintain junction temperature close to ambient temperature. Thermal effects must be taken into account separately.

Product Folder Links: TPS25940-Q1



## 6.6 Timing Requirements


 $-40^{\circ}\text{C} \le T_J = T_A \le 125^{\circ}\text{C}$ ,  $2.7 \text{ V} \le V_{(IN)} = 18 \text{ V}$ ,  $V_{(EN/UVLO)} = 2 \text{ V}$ ,  $V_{(OVP)} = V_{(DEVSLP)} = V_{(PGTH)} = 0 \text{ V}$ ,  $R_{(ILIM)} = 150 \text{ k}\Omega$ ,  $R_{(OUT)} = 100 \text{ K}\Omega$ ,  $R_{(ILIM)} = 150 \text{ K}\Omega$ , R

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ENABLE and	UVLO INPUT					
	EN turnon delay	EN/UVLO $\uparrow$ (100 mV above $V_{(ENR)})$ to $V_{(OUT)}$ = 100 mV, $C_{(dVdT)}$ < 0.8 nF		220		μs
t <sub>ON(dly)</sub>	EN turnori delay	EN/UVLO ↑ (100 mV above $V_{(ENR)}$ ) to $V_{(OUT)}$ = 100 mV, $C_{(dVdT)} \ge 0.8$ nF, $[C_{(dVdT)}$ in nF]	1	100 + 150 × C <sub>(dVdT)</sub>		μs
t <sub>OFF(dly)</sub>	EN turnoff delay	EN/UVLO $\downarrow$ (100 mV below $V_{(ENF)}$ ) to $\overline{FLT}\downarrow$		2		μs
OVERVOLTA	GE PROTECTION INPUT (OVP)					
t <sub>OVP(dly)</sub>	OVP disable delay	OVP↑ (100 mV above V <sub>(OVPR)</sub> ) to FLT↓		2		μs
OUTPUT RAN	/IP CONTROL (dV/dT )					
		EN/UVLO $\uparrow$ to V <sub>(OUT)</sub> = 4.5 V, with C <sub>(dVdT)</sub> = open		0.12		
$t_{dVdT}$	Output ramp time	EN/UVLO $\uparrow$ to $V_{(OUT)} = 11 \text{ V}$ , with $C_{(dVdT)} = \text{open}$	0.25	0.37	0.5	ms
		EN/UVLO $\uparrow$ to $V_{(OUT)} = 11 \text{ V}$ , with $C_{(dVdT)} = 1 \text{ nF}$		0.97		
CURRENT LI	МІТ					
t <sub>FASTRIP(dly)</sub>	Fast-trip comparator delay	I <sub>(OUT)</sub> > I <sub>(FASTRIP)</sub>		200		ns
REVERSE PR	OTECTION COMPARATOR					
4		$(V_{(IN)} - V_{(OUT)})\downarrow$ (1 mV overdrive below $V_{(REVTH)}$ ) to $\overline{FLT}\downarrow$		10		
t <sub>REV(dly)</sub>	Reverse protection comparator delay	$(V_{(IN)} - V_{(OUT)})\downarrow$ (10 mV overdrive below $V_{(REVTH)}$ ) to $\overline{FLT}\downarrow$	1			μs
t <sub>FWD(dly)</sub>	aciay	$(V_{(IN)} - V_{(OUT)})\uparrow$ (10 mV overdrive above $V_{(FWDTH)}$ ) to $\overline{FLT}\uparrow$		3.1		
POWER-GOO	D COMPARATOR OUTPUT (PGOOD)	: ACTIVE HIGH				
t <sub>PGOODR</sub>	PGOOD delay (de-glitch) time	Rising edge	0.42	0.54	0.66	ms
t <sub>PGOODF</sub>	rood delay (de-gilich) time	Falling edge	0.42	0.54	0.66	ms
THERMAL SH	IUT DOWN (TSD)					
	Retry delay in TSD			128		ms

## TEXAS INSTRUMENTS


## 6.7 Typical Characteristics

Conditions are  $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} = \text{T}_{\text{J}} \leq 125^{\circ}\text{C}, \ \underline{V_{(\text{IN})}} = 12 \text{ V}, \ V_{(\text{EN/UVLO})} = 2 \text{ V}, \ V_{(\text{OVP})} = V_{(\text{DEVSLP})} = V_{(\text{PGTH})} = 0 \text{ V}, \ R_{(\text{ILIM})} = 150 \text{ k}\Omega, \ C_{(\text{OUT})} = 1 \ \mu\text{F}, \ C_{(\text{dVdT})} = \text{OPEN}, \ \text{PGOOD} = \overline{\text{FLT}} = \text{IMON} = \text{OPEN}. \ \text{(unless stated otherwise)}$ 






Conditions are  $-40^{\circ}\text{C} \leq T_{A} = T_{J} \leq 125^{\circ}\text{C}, \ \underline{V_{(IIN)}} = 12 \text{ V}, \ V_{(EN/UVLO)} = 2 \text{ V}, \ V_{(OVP)} = V_{(DEVSLP)} = V_{(PGTH)} = 0 \text{ V}, \ R_{(ILIM)} = 150 \text{ k}\Omega, \ C_{(OUT)} = 1 \ \mu\text{F}, \ C_{(dVdT)} = \text{OPEN}, \ PGOOD = \overline{\text{FLT}} = \text{IMON} = \text{OPEN}. \ (\text{unless stated otherwise})$ 



0.60 EN Threshold Voltage for Low I<sub>Q</sub> Mode (V)  $V_{\text{(SHUTR)}}$  $V_{(SHUTF)}$ 0.55 0.50 0.45 0.40 70 -50 -20 10 40 100 130 Temperature (°C)

Figure 7. PGTH Threshold Voltage vs Temperature

Figure 8. EN Threshold Voltage for Low IQ Mode vs Temperature







Figure 9. Enable Turn ON Delay vs Temperature

Figure 10. Enable Turn OFF Delay vs Temperature







Figure 11. OVP Disable Delay vs Temperature

Figure 12. DEVSLP Threshold Voltage vs Temperature

# TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**

Conditions are  $-40^{\circ}\text{C} \leq T_{A} = T_{J} \leq 125^{\circ}\text{C}, \ \underline{V_{(IIN)}} = 12 \text{ V}, \ V_{(EN/UVLO)} = 2 \text{ V}, \ V_{(OVP)} = V_{(DEVSLP)} = V_{(PGTH)} = 0 \text{ V}, \ R_{(ILIM)} = 150 \text{ k}\Omega, \ C_{(OUT)} = 1 \ \mu\text{F}, \ C_{(dVdT)} = \text{OPEN}, \ PGOOD = \overline{\text{FLT}} = \text{IMON} = \text{OPEN}. \ (\text{unless stated otherwise})$ 







Figure 13. DEVSLP Pull Down Current vs Temperature

Figure 14. GAIN<sub>(dVdT)</sub> vs Temperature







Figure 15. Output Ramp Time vs C<sub>(dVdT)</sub>

Figure 16. Current Limit vs Current Limit Resistor






Figure 17. Current Limit Accuracy vs Current Limit

Figure 18. Current Limit vs Temperature Across R<sub>(ILIM)</sub>


Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated



Conditions are  $-40^{\circ}\text{C} \leq T_{A} = T_{J} \leq 125^{\circ}\text{C}, \ \underline{V_{(IIN)}} = 12 \text{ V}, \ V_{(EN/UVLO)} = 2 \text{ V}, \ V_{(OVP)} = V_{(DEVSLP)} = V_{(PGTH)} = 0 \text{ V}, \ R_{(ILIM)} = 150 \text{ k}\Omega, \ C_{(OUT)} = 1 \ \mu\text{F}, \ C_{(dVdT)} = \text{OPEN}, \ PGOOD = \overline{\text{FLT}} = \text{IMON} = \text{OPEN}. \ (\text{unless stated otherwise})$ 

5.3 A







Figure 19. Current Limit (% Normalized) vs R<sub>(LIMIT)</sub> Resistor

Figure 20. Current Limit Normalized (%) vs V<sub>(IN)</sub> – V<sub>(OUT)</sub>







Figure 21. Current Limit for  $R_{(ILIM)}$  = Open and Short vs Temperature

Figure 22. Current Limit in DevSleep Mode vs Temperature







Figure 24. IMON Offset vs Temperature



Conditions are  $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} = \text{T}_{\text{J}} \leq 125^{\circ}\text{C}, \ \underline{V_{(\text{IN})}} = 12 \text{ V}, \ V_{(\text{EN/UVLO})} = 2 \text{ V}, \ V_{(\text{OVP})} = V_{(\text{DEVSLP})} = V_{(\text{PGTH})} = 0 \text{ V}, \ R_{(\text{ILIM})} = 150 \text{ k}\Omega, \ \underline{C_{(\text{OUT})}} = 1 \text{ µF}, \ C_{(\text{dVdT})} = \text{OPEN}, \ \text{PGOOD} = \overline{\text{FLT}} = \text{IMON} = \text{OPEN}. \ \text{(unless stated otherwise)}$ 




Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated



Conditions are  $-40^{\circ}\text{C} \leq T_{A} = T_{J} \leq 125^{\circ}\text{C}, \ \underline{V_{(IIN)}} = 12 \text{ V}, \ V_{(EN/UVLO)} = 2 \text{ V}, \ V_{(OVP)} = V_{(DEVSLP)} = V_{(PGTH)} = 0 \text{ V}, \ R_{(ILIM)} = 150 \text{ k}\Omega, \ C_{(OUT)} = 1 \ \mu\text{F}, \ C_{(dVdT)} = \text{OPEN}, \ PGOOD = \overline{\text{FLT}} = \text{IMON} = \text{OPEN}. \ (\text{unless stated otherwise})$ 



Copyright © 2016, Texas Instruments Incorporated

Submit Documentation Feedback

 $R_{(\overline{FLT})}=100 \text{ k}\Omega$ 

 $R_L = 12 \Omega$ 

Figure 36. OVP Turn OFF Delay: OVP ↑ to Fault ↓


 $R_{(\overline{FLT})}=100 \text{ k}\Omega$ 

Figure 35. EN Turn OFF Delay : EN  $\downarrow$  to Fault  $\downarrow$ 

# TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**

Conditions are  $-40^{\circ}\text{C} \leq T_{\text{A}} = T_{\text{J}} \leq 125^{\circ}\text{C}, \ \underline{V_{(\text{IN})}} = 12 \text{ V}, \ V_{(\text{EN/UVLO})} = 2 \text{ V}, \ V_{(\text{OVP})} = V_{(\text{DEVSLP})} = V_{(\text{PGTH})} = 0 \text{ V}, \ R_{(\text{ILIM})} = 150 \text{ k}\Omega, \ R_{(\text{OUT})} = 1 \text{ pF}, \ R_{(\text{dVdT})} = 0 \text{ OPEN}, \ R_{(\text{DEVSLP})} = 0 \text{ V}, \ R_{(\text{ILIM})} = 150 \text{ k}\Omega, \ R_{(\text{DUT})} = 10 \text{ V}, \ R_{(\text{DUT})}$ 





Submit Documentation Feedback


Copyright © 2016, Texas Instruments Incorporated





## 7 Parametric Measurement Information














Figure 42. Timing Diagrams

Copyright © 2016, Texas Instruments Incorporated



## 8 Detailed Description

#### 8.1 Overview

The TPS25940-Q1 device is a smart eFuse with integrated back-to-back FETs and enhanced built-in protection circuitry. It provides robust protection for all systems and applications powered from 2.7 V to 18 V.

For hot-plug-in boards, the device provides hot-swap power management with in-rush current control and programmable output ramp-rate. The device integrates overcurrent and short circuit protection. The precision overcurrent limit helps to minimize over design of the input power supply, while the fast response short circuit protection immediately isolates the load from input when a short circuit is detected. The device allows the user to program the overcurrent limit threshold between 0.6 A and 5.3 A via an external resistor.

The device provides precise monitoring of voltage bus for brown-out and overvoltage conditions and asserts fault for downstream system. Its overall threshold accuracy of 2% ensures tight supervision of bus, eliminating the need for a separate supply voltage supervisor chip.


The device is designed to protect systems such as USB hubs against sudden output short to battery events. The device monitors  $V_{(IN)}$  and  $V_{(OUT)}$  to provide true reverse blocking from output when output short to battery fault condition or input power fail condition is detected.

The additional features include:

- · Precise current monitor output for health monitoring of the system
- Additional power good comparator with precision internal reference for output or any other rail voltage monitoring
- Over temperature protection to safely shutdown in the event of an overcurrent event
- De-glitched fault reporting for brown-out and overvoltage faults



## 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

#### 8.3 Feature Description

#### 8.3.1 Enable and Adjusting Undervoltage Lockout

The EN/UVLO pin controls the ON and OFF state of the internal FET. A voltage  $V_{(EN/UVLO)} < V_{(ENF)}$  on this pin turns off the internal FET, thus disconnecting IN from OUT, while voltage below  $V_{(SHUTF)}$  takes the device into shutdown mode, with  $I_O$  less than 15  $\mu$ A to ensure minimal power loss.

The internal de-glitch delay on EN/UVLO falling edge is kept low for quick detection of power failure. For applications where a higher de-glitch delay on EN/UVLO is desired, or when the supply is particularly noisy, it is recommended to use an external bypass capacitor from EN/UVLO terminal to GND.

The undervoltage lock out can be programmed by using an external resistor divider from supply IN terminal to EN/UVLO terminal to GND as shown in Figure 43. When an undervoltage or input power fail event is detected, the internal FET is quickly turned off, and FLT is asserted. If the Under-Voltage Lock-Out function is not needed, the EN/UVLO terminal must be connected to the IN terminal. EN/UVLO terminal must not be left floating.

The device also implements internal undervoltage-lockout (UVLO) circuitry on the IN terminal. The device disables when the IN terminal voltage falls below internal UVLO Threshold  $V_{(UVF)}$ . The internal UVLO threshold has a hysteresis of 115 mV.




Figure 43. UVLO and OVP Thresholds Set By R<sub>1</sub>, R<sub>2</sub> and R<sub>3</sub>

## 8.3.2 Overvoltage Protection (OVP)

The device incorporates circuit to protect system during overvoltage conditions. A resistor divider connected from the supply to OVP terminal to GND (as shown in Figure 43) programs the overvoltage threshold. A voltage more than  $V_{(OVPR)}$  on OVP pin turns off the internal FET and protects the downstream load. This pin must be tied to GND when not used.

#### 8.3.3 Hot Plug-In and In-Rush Current Control

The device is designed to control the in-rush current upon insertion of a card into a live backplane or other "hot" power source. This limits the voltage sag on the backplane's supply voltage and prevents unintended resets of the system power. A slew rate controlled startup (dVdT) also helps to eliminate conductive and radiative interferences. An external capacitor connected from the dVdT pin to GND defines the slew rate of the output voltage at power-on (as shown in Figure 44). Equation governing slew rate at start-up is shown in Equation 1.



## Feature Description (continued)




Figure 44. Output Ramp Up Time  $t_{dVdT}$  is Set by  $C_{(dVdT)}$ 

$$I_{(dVdT)} = \left(\frac{C_{(dVdT)}}{GAIN_{(dVdT)}}\right) \times \left(\frac{dV_{(OUT)}}{dt}\right)$$

where

- $I_{(dVdT)} = 1 \mu A \text{ (typical)}$
- dt = Desired output slew rate

• 
$$GAIN_{(dVdT)} = dVdT$$
 to OUT gain = 12 (1)

The total ramp time  $(t_{dVdT})$  of  $V_{(OUT)}$  for 0 to  $V_{(IN)}$  can be calculated using Equation 2.

$$t_{dVdT} = 8.3 \times 10^4 \times V_{(IN)} \times C_{(dVdT)}$$
 (2)

The inrush current, I<sub>(INRUSH)</sub> can be calculated as shown in Equation 3.

$$I_{(INRUSH)} = C_{(OUT)} \times V_{(IN)} / t_{dVdT}.$$
(3)

The dVdT pin can be left floating to obtain a predetermined slew rate ( $t_{dVdT}$ ) on the output. When terminal is left floating, the device sets an internal ramp rate of 12 V/ms for output ( $V_{(OUT)}$ ) ramp.

Figure 57 and Figure 58 illustrate the inrush current control behavior of the device. For systems where load is present during start-up, the current never exceeds the overcurrent limit set by  $R_{(ILIM)}$  resistor for the application. For defining appropriate charging time-rate under different load conditions, see the Setting Output Voltage Ramp Time ( $t_{dVdT}$ ) section.

#### 8.3.4 Overload and Short Circuit Protection

At all times load current is monitored by sensing voltage across an internal sense resistor. During overload events, current is limited to the current limit ( $I_{(LIM)}$ ) programmed by  $R_{(ILIM)}$  resistor as shown in Equation 4.

$$I_{(LIM)} = \frac{89}{R_{(ILIM)}}$$

where

- I<sub>(LIM)</sub> is overload current limit in Ampere
- $R_{(ILIM)}$  is the current limit resistor in  $k\Omega$  (4)

The device incorporates two distinct levels: a current limit  $(I_{(LIM)})$  and a fast-trip threshold  $(I_{(FASTRIP)})$ . Fast trip and current limit operation are shown in Figure 45.

Bias current on ILIM pin directly controls current-limiting behavior of the device, and PCB routing of this node must be kept away from any noisy (switching) signals.

Copyright © 2016, Texas Instruments Incorporated

## **Feature Description (continued)**

#### 8.3.4.1 Overload Protection

For overload conditions, the internal current-limit amplifier regulates the output current to  $I_{(LIM)}$ . The output voltage droops during the current regulation, resulting in increased power dissipation in the device. If the device junction temperature reaches the thermal shutdown threshold  $(T_{(TSD)})$ , the internal FET is turned off. When in thermal shutdown, the TPS25940-Q1 commences an auto-retry cycle 128 ms after  $T_J < [T_{(TSD)} - 12^{\circ}C]$ . During thermal shutdown, the fault pin  $\overline{FLT}$  pulls low to signal a fault condition. Figure 61 and Figure 62 illustrate overload behavior.

#### 8.3.4.2 Short Circuit Protection

During a transient short circuit event, the current through the device increases very rapidly. As current-limit amplifier cannot respond quickly to this event because of its limited bandwidth, the device incorporates a fast-trip comparator, with a threshold  $I_{(FASTRIP)}$ . This comparator shuts down the pass device within 1µs, when the current through internal FET exceeds  $I_{(FASTRIP)}$  ( $I_{(OUT)} > I_{(FASTRIP)}$ ), and terminates the rapid short-circuit peak current. The trip threshold is set to more than 50% of the programmed overload current limit ( $I_{(FASTRIP)} = 1.5 \times I_{(LIM)} + 0.375$ ). The fast-trip circuit holds the internal FET off for only a few microseconds, after which the device turns back on slowly, allowing the current-limit loop to regulate the output current to  $I_{(LIM)}$ . Then, device behaves similar to overload condition. Figure 63 through Figure 64 illustrate the behavior of the system when the current exceeds the fast-trip threshold.

#### 8.3.4.3 Start-Up with Short on Output

During start-up into a short circuit current is limited to  $I_{(LIM)}$ . Figure 45 and Figure 65 illustrate start-up with a short on the output. This feature helps in quick fault isolation and hence ensures stability of the DC bus.

#### 8.3.4.4 Constant Current Limit Behavior During Overcurrent Faults

When power dissipation in the internal FET  $[P_D = (V_{(IN)} - V_{(OUT)}) \times I_{(OUT)}] > 10$  W, there is approximately 0% to 5% thermal fold back in the current limit value so that  $I_{(LIM)}$  drops to  $I_{OS}$ . Eventually, the device shuts down because of over temperature.




Figure 45. Fast-Trip Current

#### 8.3.5 FAULT Response

The FLT open-drain output is asserted (active low) during undervoltage, overvoltage, reverse voltage-current and thermal shutdown conditions. The FLT signal remains asserted until the fault condition is removed and the device resumes normal operation. The device is designed to eliminate false fault reporting by using an internal "deglitch" circuit for undervoltage and overvoltage (2.2 µs typical) conditions without the need for external circuitry. This ensures that fault is not accidentally asserted during transients on input bus.

Connect  $\overline{FLT}$  with a pull up resistor to Input or Output voltage rail.  $\overline{FLT}$  may be left open or tied to ground when not used.  $V_{(IIN)}$  falling below  $V_{(UVF)} = 2.1 \text{ V}$  resets  $\overline{FLT}$ .



## **Feature Description (continued)**

#### 8.3.6 Current Monitoring

The current source at IMON terminal is configured to be proportional to the current flowing from IN to OUT. This current can be converted to a voltage using a resistor  $R_{(IMON)}$  from IMON terminal to GND terminal. This voltage, computed using Equation 6, can be used as a means of monitoring current flow through the system.

The maximum voltage range for monitoring the current  $(V_{(IMONmax)})$  is limited to minimum( $[V_{(IN)} - 2.2 V]$ , 6 V) to ensure linear output. This puts limitation on maximum value of  $R_{(IMON)}$  resistor and is determined by Equation 5.

$$R_{(IMONmax)} = \frac{\text{minimum } (V_{(IN)} - 2.2, 6)}{1.6 \times I_{(LIM)} \times GAIN_{(IMON)}}$$
(5)

The output voltage at IMON terminal is calculated from Equation 6.

$$V_{(IMON)} = [I_{(OUT)} \times GAIN_{(IMON)} + I_{(IMON OS)}] \times R_{(IMON)}$$

where

- GAIN<sub>(IMON)</sub> = Gain factor  $I_{(IMON)}$ : $I_{(OUT)}$  = 52  $\mu$ A/A
- I<sub>(OUT)</sub> = Load current

This pin must not have a bypass capacitor to avoid delay in the current monitoring information.

The voltage at IMON pin can be digitized using an ADC (such as ADS1100, SBAS239) to read the current monitor information over an I<sup>2</sup>C bus.

#### 8.3.7 Power Good Comparator

The device incorporates a Power Good comparator for co-ordination of status to downstream DC-DC converters or system monitoring circuits. The comparator has an internal reference of  $V_{(PGTHR)} = 0.99 \text{ V}$  at negative terminal and positive terminal PGTH can be utilized for monitoring of either input or output of the device. The comparator output PGOOD is an open-drain active high signal, which can be used to indicate the status to downstream units. PGOOD is asserted high when internal FET is fully enhanced and PGTH pin voltage is higher than internal reference  $V_{(PGTHR)}$ .

The PGOOD signal has deglitch time incorporated to ensure that internal FET is fully enhanced before heavy load is applied by downstream converters. Rising de-glitch delay is determined by Equation 7.

$$t_{PGOOD(degl)} = Maximum\{(3.5 \times 10^6 \times C_{(dVdT)}), t_{PGOODR}\}$$
(7)

Connect the PGOOD pin with a pull up resistor to Input or Output voltage rail. PGOOD may be left open or tied to ground when not used.

#### 8.3.8 IN, OUT and GND Pins

The device has multiple pins for input (IN) and output (OUT).

All IN pins must be connected together and to the power source. A ceramic bypass capacitor close to the device from IN to GND is recommended to alleviate bus transients. The recommended operating voltage range is 2.7 V - 18 V.

Similarly all OUT pins must be connected together and to the load.  $V_{(OUT)}$  in the ON condition, is calculated using Equation 8.

$$V_{(OUT)} = V_{(IN)} - (R_{ON} \times I_{(OUT)})$$
(8)

where, R<sub>ON</sub> is the total ON resistance of the internal FET.

GND terminal is the most negative voltage in the circuit and is used as a reference for all voltage reference unless otherwise specified.

#### 8.3.9 Thermal Shutdown

Internal over temperature shutdown disables turns off the FET when  $T_J > 160^{\circ}C$  (typical). The TPS25940-Q1 commen<u>ces</u> an auto-retry cycle128 ms after  $T_J$  drops below  $[T_{(TSD)} - 12^{\circ}C]$ . During the thermal shutdown, the fault pin FLT pulls low to signal a fault condition.

Copyright © 2016, Texas Instruments Incorporated




#### 8.4 Device Functional Modes

#### 8.4.1 DevSleep Mode

The TPS25940-Q1 device provides a dedicated DevSleep interface terminal (DEVSLP) to drive the device in low power mode. When pulled high, it puts the device in low power DevSleep mode. In this mode, the quiescent current consumption of the device is limited to less than 130  $\mu$ A (95  $\mu$ A typical). During this mode, the output voltage remains active, the overload current limit is set to  $I_{(DEVSLP(LIM))}$  and functionality of reverse comparator and current monitoring is disabled. All other protections are kept active ensuring the safety of the system even in DevSleep mode.

User must ensure that load currents on the bus are limited to less than  $I_{(DEVSLP(LIM))}$ , when the device is driven to DevSleep mode. Also, while coming out of DevSleep, it is important to sequence the TPS25940-Q1 earlier than the load. Otherwise, the load can exceed  $I_{(DEVSLP(LIM))}$  and cause the TPS25940-Q1 to enter the overload mode.

Figure 46 through Figure 49 illustrate the behavior of the system in DevSleep mode.



Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated



## **Device Functional Modes (continued)**

#### 8.4.2 Shutdown Control

The internal FET and hence the load current can be remotely switched off by taking the UVLO pin below its 0.6 V threshold with an open collector or open drain device as shown in Figure 50. The device quiescent current is reduced to less than 20 µA in this state. Upon releasing the UVLO pin the device turns on with soft-start cycle.




Figure 50. Shutdown Control



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


## 9.1 Application Information

The TPS25940-Q1 device is a smart eFuse. It is typically used for Hot-Swap and Power rail protection applications. It operates from 2.7 V to 18 V with programmable current limit, overvoltage and undervoltage protection. The device aids in controlling the in-rush current and provides fast turn-off during reverse voltage conditions for systems such as USB ports prone to Short-to-Battery faults, Servers, Power Back-up Storage units and RAID cards. The device also provides robust protection for multiple faults on the sub-system rail.

The Detailed Design Procedure section can be used to select component values for the device.

Alternatively, the WEBENCH® software may be used to generate a complete design. The WEBENCH® software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. Additionally, a spreadsheet design tool *TPS25940 Design Calculator* is available on web folder.

## 9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

A. C<sub>IN</sub>: Optional and only for noise suppression.

Figure 51. Typical Application Schematic



## **Typical Application (continued)**

#### 9.2.1 Design Requirements

Table 1 lists the Design Parameters.

**Table 1. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage, V <sub>(IN)</sub>	12 V
Undervoltage lockout set point, V <sub>(UV)</sub>	10.8 V
Overvoltage protection set point , V <sub>(LIM)</sub>	16.5 V
Load at Start-Up , R <sub>L(SU)</sub>	4.8 Ω
Current limit, I <sub>(LIM)</sub>	5 A
Load capacitance , C <sub>(OUT)</sub>	100 μF
Maximum ambient temperatures , T <sub>A</sub>	85°C

#### 9.2.2 Detailed Design Procedure

The following design procedure can be used to select component values for the TPS25940-Q1.

#### 9.2.2.1 Step by Step Design Procedure

To begin the design process a few parameters must be decided upon. The designer must know the following:

- Normal input operation voltage
- · Maximum output capacitance
- · Maximum current Limit
- Load during start-up
- Maximum ambient temperature of operation

This design procedure below seeks to control the junction temperature of device under both static and transient conditions by proper selection of output ramp-up time and associated support components. The designer can adjust this procedure to fit the application and design criteria.

## 9.2.2.2 Programming the Current-Limit Threshold: R<sub>(ILIM)</sub> Selection

The R<sub>(ILIM)</sub> resistor at the ILIM pin sets the over load current limit, this can be set using Equation 9.

$$R_{\text{(ILIM)}} = \frac{89}{5} = 17.8k\Omega \tag{9}$$

Choose closest standard value: 17.8 k, 1% standard value resistor.

#### 9.2.2.3 Undervoltage Lockout and Overvoltage Set Point

The undervoltage lockout (UVLO) and overvoltage trip point are adjusted using the external voltage divider network of  $R_1$ ,  $R_2$  and  $R_3$  as connected between IN, EN, OVP and GND pins of the device. The values required for setting the undervoltage and overvoltage are calculated solving Equation 10 and Equation 11.

$$V_{(OVPR)} = \frac{R_3}{R_1 + R_2 + R_3} \times V_{(OV)}$$
 (10)

$$V_{(ENR)} = \frac{R_2 + R_3}{R_1 + R_2 + R_3} \times V_{(UV)}$$
(11)

For minimizing the input current drawn from the power supply  $\{I_{(R123)} = V_{(IN)}/(R_1 + R_2 + R_3)\}$ , it is recommended to use higher values of resistance for  $R_1$ ,  $R_2$  and  $R_3$ .

However, leakage currents because of the external active components connected to the resistor string can add error to these calculations. So, the resistor string current,  $I_{(R123)}$  must be chosen to be 20 times greater than the leakage current expected.



From the device electrical specifications,  $V_{(OVPR)}=0.99~V$  and  $V_{(ENR)}=0.99~V$ . For design requirements,  $V_{(OV)}$  is 16.5 V and  $V_{(UV)}$  is 10.8 V. To solve the equation, first choose the value of  $R_3=31.2~k\Omega$  and use Equation 10 to solve for  $R_1+R_2=488.8~k\Omega$ . Use Equation 11 and value of  $R_1+R_2=488.8~k\Omega$ . Use Equation 11 and value of  $R_1+R_2=488.8~k\Omega$ .

Using the closest standard 1% resistor values gives  $R_1 = 475 \text{ k}\Omega$ ,  $R_2 = 16.7 \text{ k}\Omega$ , and  $R_3 = 31.2 \text{ k}\Omega$ .

The power failure threshold is detected on the falling edge of supply. This threshold voltage is 7% lower than the rising threshold,  $V_{(UV)}$ . This is calculated using Equation 12.

$$V_{(PFAIL)} = 0.93 \times V_{(UV)} \tag{12}$$

#### 9.2.2.4 Programming Current Monitoring Resistor—R<sub>IMON</sub>

Voltage at IMON pin  $V_{(IMON)}$  represents the voltage proportional to load current. This can be connected to an ADC of the downstream system for health monitoring of the system. The  $R_{(IMON)}$  need to be configured based on the maximum input voltage range of the ADC used.  $R_{(IMON)}$  is set using Equation 13.

$$R_{\text{(IMON)}} = \frac{V_{\text{(IMONmax)}}}{I_{\text{(LIM)}} \times 52 \times 10^{-6}} \text{ k}\Omega$$
(13)

For  $I_{(LIM)} = 5$  A, and considering the operating range of ADC from 0 V to 5 V,  $V_{(IMONmax)}$  is 5 V and  $R_{(IMON)}$  is determined by:

$$R_{(IMON)} = \frac{5}{5 \times 52 \times 10^{-6}} = 19.23 \text{ k}\Omega \tag{14}$$

Selecting  $R_{(IMON)}$  value less than determined by Equation 14 ensures that ADC limits are not exceeded for maximum value of load current.

If the IMON pin voltage is not being digitized with an ADC,  $R_{(IMON)}$  can be selected to produce a 1V/1A voltage at the IMON pin, using Equation 13.

Choose closest 1 % standard value: 19.1 k $\Omega$ .

If current monitoring up to  $I_{(FASTRIP)}$  is desired,  $R_{(IMON)}$  can be reduced by a factor of 1.6, as in Equation 5.

#### 9.2.2.5 Setting Output Voltage Ramp Time $(t_{dVdT})$

For a successful design, the junction temperature of device must be kept below the absolute-maximum rating during both dynamic (start-up) and steady state conditions. Dynamic power stresses often are an order of magnitude greater than the static stresses, so it is important to determine the right start-up time and in-rush current limit required with system capacitance to avoid thermal shutdown during start-up with and without load.

The ramp-up capacitor  $C_{(dVdT)}$  needed is calculated considering the two possible cases Case1: Start-up Without Load: Only Output Capacitance  $C_{(OUT)}$  Draws Current During Start-up and Case 2: Start-Up With Load: Output Capacitance  $C_{(OUT)}$  and Load Draws Current During Start-Up.


#### 9.2.2.5.1 Case1: Start-up Without Load: Only Output Capacitance C<sub>(OUT)</sub> Draws Current During Start-up

During start-up, as the output capacitor charges, the voltage difference across the internal FET decreases, and the power dissipated decreases as well. Typical ramp-up of output voltage  $V_{(OUT)}$  with inrush current limit of 1.2 A and power dissipated in the device during start-up is shown in Figure 52. The average power dissipated in the device during start-up is equal to area of triangular plot (red curve in Figure 52) averaged over  $t_{dVdT}$ .

Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated





For the TPS25940-Q1 device, the inrush current is determined as shown in Equation 15.

$$I = C \times \frac{dV}{dT} = > I_{(INRUSH)} = C_{(OUT)} \times \frac{V_{(IN)}}{t_{dVdT}}$$
(15)

Power dissipation during start-up is given by Equation 16.

$$P_{D(INRUSH)} = 0.5 \times V_{(IN)} \times I_{(INRUSH)}$$
(16)

Equation 16 assumes that load does not draw any current until the output voltage has reached its final value.

#### 9.2.2.5.2 Case 2: Start-Up With Load: Output Capacitance C<sub>(OUT)</sub> and Load Draws Current During Start-Up

When load draws current during the turn-on sequence, there is additional power dissipated. Considering a resistive load  $R_{L(SU)}$  during start-up, load current ramps up proportionally with increase in output voltage during  $t_{dVdT}$  time. Typical ramp-up of output voltage, Load current and power dissipation in the device is shown in Figure 54 and power dissipation with respect to time is plotted in Figure 55. The additional power dissipation during start-up phase is calculated as shown in Equation 17 and Equation 18.


$$(V_{I} - V_{O})(t) = V_{(IN)} \times \left(1 - \frac{t}{t_{dVdT}}\right)$$
(17)

$$I_{L}(t) = \left(\frac{V_{(IN)}}{R_{L}(SU)}\right) \times \frac{t}{t_{dVdT}}$$
(18)

Where  $R_{L(SU)}$  is the load resistance present during start-up. Average energy loss in the internal FET during charging time due to resistive load is given by Equation 19.

$$W_{t} = \int_{0}^{tdVdT} V_{(IN)} \times \left(1 - \frac{t}{t_{dVdT}}\right) \times \left(\frac{V_{(IN)}}{R_{L(SU)}} \times \frac{t}{t_{dVdT}}\right) dt$$
(19)





On solving Equation 19 the average power loss in the internal FET due to load is shown in Equation 20.

$$P_{D(LOAD)} = \left(\frac{1}{6}\right) \times \frac{V^{2}(IN)}{R_{L(SU)}}$$
(20)

Total power dissipated in the device during startup is shown is Equation 21.

$$P_{D(STARTUP)} = P_{D(INRUSH)} + P_{D(LOAD)}$$
 (21)


Total current during startup is given by Equation 22.

$$I(STARTUP) = I(INRUSH) + I_L(t)$$
 (22)

If  $I_{(STARTUP)} > I_{(LIM)}$ , the device limits the current to  $I_{(LIM)}$  and the current limited charging time is determined by Equation 23.

$$t_{dVdT(current \ limited)} = C_{(OUT)} \times \frac{V_{(IN)}}{I_{(LIM)}}$$
 (23)

The power dissipation, with and without load, for selected start-up time must not exceed the shutdown limits as shown in Figure 56.



Taken on 2-Layer board, 2oz.(0.08-mm thick) with GND plane area: 14 cm<sup>2</sup> (Top) and 20 cm<sup>2</sup> (bottom)

Figure 56. Thermal Shutdown Limit Plot

For the design example under discussion,

Select ramp-up capacitor  $C_{(dVdT)} = 1nF$ , using Equation 24.

$$t_{dvdt} = 8.3 \times 10^4 \times 12 \times 1 \times 10^{-9} = 0.996 \text{ms} = \sim 1 \text{ms}$$
 (24)

The inrush current drawn by the load capacitance ( $C_{(OUT)}$ ) during ramp-up using Equation 25.

The initial carrent aram 2, the load capacitance (C(001)) daming tamp up acting 1



$$I_{(INRUSH)} = (100 \times 10^{-6}) \times \left(\frac{12}{1 \times 10^{-3}}\right) = 1.2 \text{ A}$$
 (25)

The inrush Power dissipation is calculated, using Equation 26.

$$P_{D(INRUSH)} = 0.5 \times 12 \times 1.2 = 7.2 \text{ W}$$
 (26)

For 7.2 W of power loss, the thermal shut down time of the device must not be less than the ramp-up time  $t_{dVdT}$  to avoid the false trip at maximum operating temperature. From thermal shutdown limit graph Figure 56 at  $T_A = 85^{\circ}$ C, for 7.2 W of power the shutdown time is approximately 60 ms. So it is safe to use 1 ms as start-up time without any load on output.

Considering the start-up with load 4.8  $\Omega$ , the additional power dissipation, when load is present during start up is calculated, using Equation 27.

$$P_{D(LOAD)} = \left(\frac{1}{6}\right) \times \frac{12 \times 12}{4.8} = 5 \text{ W}$$
 (27)

The total device power dissipation during start up is given by Equation 28.

$$P_{D(STARTUP)} = (7.2+5) = 12.2 \text{ W}$$
 (28)

From thermal shutdown limit graph at  $T_A = 85$ °C, the thermal shutdown time for 12.2 W is close to 7.5 ms. It is safe to have 30% margin to allow for variation of system parameters such as load, component tolerance, and input voltage. So it is well within acceptable limits to use the 1 nF capacitor with start-up load of 4.8  $\Omega$ .

If there is a need to decrease the power loss during start-up, it can be done with increase of C<sub>(dVdT)</sub> capacitor.

To illustrate, choose  $C_{(dVdT)} = 1.5 \text{ nF}$  as an option and recalculate:

$$t_{\text{dvdt}} = 1.5 \text{ms} \tag{29}$$

$$I_{\text{(INRUSH)}} = \left(100 \times 10^{-6}\right) \times \left(\frac{12}{1.5 \times 10^{-3}}\right) = 0.8 \text{ A}$$
 (30)

$$P_{D(INRUSH)} = 0.5 \times 12 \times 0.8 = 4.8 \text{ W}$$
 (31)

$$P_{D(LOAD)} = \left(\frac{1}{6}\right) \times \left(\frac{12 \times 12}{4.8}\right) = 5 \text{ W}$$
 (32)

$$P_{D(STARTUP)} = 4.8 + 5 = 9.8 \text{ W}$$
 (33)

From thermal shutdown limit graph at  $T_A = 85$ °C, the shutdown time for 10 W power dissipation is approximately 17 ms, which increases the margins further for shutdown time and ensures successful operation during start up and steady state conditions.

The spreadsheet tool available on the web can be used for iterative calculations.

#### 9.2.2.6 Programing the Power Good Set Point

As shown in Figure 51,  $R_4$  and  $R_5$  sets the required limit for PGOOD signal as needed for the downstream converters. Considering a power good threshold of 11 V for this design, the values of  $R_4$  and  $R_5$  are calculated using Equation 34.

$$V_{(PGTH)} = 0.99 x \left( 1 + \frac{R_4}{R_5} \right)$$
 (34)

It is recommended to have high values for these resistors to limit the current drawn from the output node. Choosing a value of  $R_4$  = 475 k $\Omega$ ,  $R_5$  = 47 k $\Omega$  provides  $V_{(PGTH)}$  = 11 V.


#### 9.2.2.7 Support Component Selections— $R_6$ , $R_7$ and $C_{IN}$


Reference to application schematics,  $R_6$  and  $R_7$  are required only if PGOOD and  $\overline{FLT}$  are used; these resistors serve as pull-ups for the open-drain output drivers. The current sunk by each of these pins must not exceed 10 mA (refer to the Absolute Maximum Ratings table).  $C_{IN}$  is a bypass capacitor to help control transient voltages, unit emissions, and local supply noise. Where acceptable, a value in the range of 0.001  $\mu F$  to 0.1  $\mu F$  is recommended for  $C_{(IN)}$ .

Copyright © 2016, Texas Instruments Incorporated




## 9.2.3 Application Curves











#### 9.2.4 System Examples

#### 9.2.4.1 V<sub>BUS</sub> Short-to-Battery, Short-to-Ground Protection of USB Port in Automotive Systems

The TPS25940-Q1 eFuse offers robust protection for the 5 V Power rail of USB ports under faults conditions like Short-to-Ground, Short-to-Battery and Overload.

5-V Power rail gets disconnected from the output within approximately 200 nsec during short circuit to Ground fault.

The eFuse monitors the reverse voltage from IN to OUT and when it exceeds -66 mV, it stops the flow of reverse current. This operation protects the 5-V power rail from Short-to-Battery faults.

Typical application schematic of TPS25940-Q1 usage in USB port protection for automotive application is shown in Figure 68.




Figure 68. Automotive USB Hub-Port - V<sub>BUS</sub> Short to Battery, V<sub>BUS</sub> Short to GND Protection

Figure 69 and Figure 70 show the performance of TPS25940-Q1 under Short-to-Battery and Short-to-Ground faults.




Figure 69. V<sub>BUS</sub> Short-to-Battery Protection

 $V_{(IN)} = 5 \text{ V}$   $C_{(OUT)} = 4.7 \mu\text{F}$ 







Figure 70. V<sub>RUS</sub> Short-to-Ground Protection

## 9.2.4.2 Power Failure Protection for Holdup Power

For certain applications, it is necessary to have hold-up circuit and capacitor bank to ensure that critical user data is never lost during power-failure to the drive. The power-failure event could be because of the momentary loss of power regulation (transient brown-out condition) or because of the loss of power when system is hot-plugged out.

The TPS25940-Q1 device continuously monitors the supply voltage at EN/UVLO pin and swiftly disconnects the input bus from output when the voltage drops below a predefined threshold (power fail detection). Reverse current flow from output side to input supply gets blocked when reverse voltage from IN to OUT exceeds –66 mV. In addition, it provides an instant warning signal (FLT) to the controller. Its swift true reverse blocking feature reacts in 1 µs (typical) ensuring that the capacitor bank charge is retained. This helps the drive to have power for longer time to harden data and reduces the capacitance required in the hold-up bank, saving system cost.

The typical application diagram of TPS25940-Q1 usage for holdup power is shown in Figure 71.




A.  $C_{IN}$ : Optional and only for noise suppression.

Figure 71. Holdup Capacitor Implementation Using TPS25940-Q1

The oscilloscope plots demonstrating the true reverse blocking, fast turn-off and  $\overline{FLT}$  signal delay are shown in Figure 72 through Figure 74.







## 10 Power Supply Recommendations

The TPS25940-Q1 device is designed for supply voltage range of 2.7 V  $\leq$  V<sub>IN</sub>  $\leq$  18 V. If the input supply is located more than a few inches from the device an input ceramic bypass capacitor higher than 0.1  $\mu$ F is recommended. Power supply must be rated higher than the current limit set to avoid voltage droops during over current and short-circuit conditions.

#### 10.1 Transient Protection

In case of short circuit and over load current limit, when the device interrupts current flow, input inductance generates a positive voltage spike on the input and output inductance generates a negative voltage spike on the output. The peak amplitude of voltage spikes (transients) is dependent on value of inductance in series to the input or output of the device. In case of sudden Output short-to-Battery faults with a long external cable, the cable inductance and output capacitance generates over voltage spike at the output. Such transients can exceed the *Absolute Maximum Ratings* of the device if steps are not taken to address the issue.

Typical methods for addressing transients include

- · Minimizing lead length and inductance into and out of the device
- Using large PCB GND plane
- A 18-V TVS across output to GND to absorb positive spikes. Schottky diode across the output to absorb negative spikes
- A low value ceramic capacitor ( $C_{(IN)} = 0.001 \, \mu\text{F}$  to 0.1  $\mu\text{F}$ ) to absorb the energy and dampen the transients. The approximate value of input capacitance can be estimated with Equation 35.

$$V_{SPIKE(Absolute)} = V_{(IN)} + I_{(LOAD)} \times \sqrt{\frac{L_{(IN)}}{C_{(IN)}}}$$


#### where

- V<sub>(IN)</sub> is the nominal supply voltage
- I<sub>(LOAD)</sub> is the load current,
- L<sub>(IN)</sub> equals the effective inductance seen looking into the source
- C<sub>(IN)</sub> is the capacitance present at the input

(35)

Some applications may require the addition of a Transient Voltage Suppressor (TVS) to prevent transients from exceeding the *Absolute Maximum Ratings* of the device.

The circuit implementation with optional protection components (a ceramic capacitor, TVS and schottky diode) is shown in Figure 75.



Copyright © 2016. Texas Instruments Incorporated

A. Optional components needed for suppression of transients

Figure 75. Circuit Implementation with Optional Protection Components



## 10.2 Output Short-Circuit Measurements

It is difficult to obtain repeatable and similar short-circuit testing results. Source bypassing, input leads, circuit layout and component selection, output shorting method, relative location of the short, and instrumentation all contribute to variation in results. The actual short itself exhibits a certain degree of randomness as it microscopically bounces and arcs. Care in configuration and methods must be used to obtain realistic results. Do not expect to see waveforms exactly like those in the data sheet; every setup differs.



## 11 Layout


#### 11.1 Layout Guidelines

- For all applications, a 0.1-uF or greater ceramic decoupling capacitor is recommended between IN terminal and GND. For hot-plug applications, where input power path inductance is negligible, this capacitor can be eliminated/minimized.
- The optimum placement of decoupling capacitor is closest to the IN and GND terminals of the device. Care
  must be taken to minimize the loop area formed by the bypass-capacitor connection, the IN terminal, and the
  GND terminal of the IC. See Figure 76 for a PCB layout example.
- High current carrying power path connections must be as short as possible and must be sized to carry at least twice the full-load current.
- Low current signal ground (SGND), which is the reference ground for the device must be a copper plane or island.
- Locate all TPS25940-Q1 support components: R<sub>(ILIM)</sub>, C<sub>dVdT</sub>, R<sub>(IMON)</sub>, and resistors for UVLO and OVP, close to their connection pin. Connect the other end of the component to the SGND with shortest trace length.
- The trace routing for the R<sub>ILIM</sub> and R<sub>(IMON)</sub> components to the device must be as short as possible to reduce parasitic effects on the current limit and current monitoring accuracy. These traces must not have any coupling to switching signals on the board.
- The SGND plane must be connected to high current ground (main power ground) at a single point, that is at the negative terminal of input capacitor.
- Protection devices such as TVS, snubbers, capacitors, or diodes must be placed physically close to the
  device they are intended to protect, and routed with short traces to reduce inductance. For example, a
  protection Schottky diode is recommended to address negative transients due to switching of inductive loads,
  and it must be physically close to the OUT pins.
- Thermal Considerations: When properly mounted the PowerPAD™ package provides significantly greater cooling ability than an ordinary package. To operate at rated power, the PowerPAD must be soldered directly to the board GND plane directly under the device. The PowerPAD is at GND potential and can be connected using multiple vias to inner layer GND. Other planes, such as the bottom side of the circuit board can be used to increase heat sinking in higher current applications. See the Technical Briefs, PowerPad™ Thermally Enhanced Package, SLMA002) and PowerPAD™ Made Easy, SLMA004) for more information on using this PowerPAD™ package.
- The thermal via land pattern specific to TPS25940-Q1 can be downloaded from the TPS25940 device webpage.
- Obtaining acceptable performance with alternate layout schemes is possible; however this layout has been shown to produce good results and is intended as a guideline.



## 11.2 Layout Example

Top layer
Top layer signal ground plane
Bottom layer signal ground plane
O Via to signal ground plane



A. Optional: Needed only to suppress the transients caused by inductive load switching

Figure 76. Board Layout



## 12 Device and Documentation Support

## 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documetation see the following:

- High-Efficiency Backup Power Supply, SLVA676
- TPS25940 Evaluation Module User's Guide, SLVUA44

#### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGE OPTION ADDENDUM

9-Jun-2016

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS25940AQRVCRQ1	ACTIVE	WQFN	RVC	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2594AQ	Samples
TPS25940AQRVCTQ1	ACTIVE	WQFN	RVC	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2594AQ	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## **PACKAGE OPTION ADDENDUM**

9-Jun-2016

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS25940-Q1:

● Catalog: TPS25940

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 8-Jun-2016

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS25940AQRVCRQ1	WQFN	RVC	20	3000	330.0	12.4	3.3	4.3	1.1	8.0	12.0	Q1
TPS25940AQRVCTQ1	WQFN	RVC	20	250	180.0	12.4	3.3	4.3	1.1	8.0	12.0	Q1

www.ti.com 8-Jun-2016



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS25940AQRVCRQ1	WQFN	RVC	20	3000	367.0	367.0	35.0	
TPS25940AQRVCTQ1	WQFN	RVC	20	250	210.0	185.0	35.0	



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. QFN (Quad Flatpack No-Lead) package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.

    See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
    - See the Product bata sheet is actual regarding the exposed thermal pad dimensions.

      Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.

      The Pin 1 identifiers are either a molded, marked, or metal feature.



## RVC (R-PWQFN-N20)


## PLASTIC QUAD FLATPACK NO-LEAD

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity