

SLVS519A - MAY 2004 - REVISED OCTOBER 2004

4.5-V TO 20-V INPUT, 3-A OUTPUT SYNCHRONOUS PWM SWITCHER WITH INTEGRATED FET (SWIFT™)


FEATURES

- 100 mΩ, 4.5-A Peak MOSFET Switch for High Efficiency at 3-A Continuous Output Current
- Uses External Lowside MOSFET or Diode
- Fixed Output Versions –
 1.2V/1.5V/1.8V/2.5V/3.3V/5.0V
- Internally Compensated for Low Parts Count
- Synchronizes to External Clock
- 180° Out of Phase Synchronization
- Wide PWM Frequency Fixed 250 kHz,
 500 kHz or Adjustable 250 kHz to 700 kHz
- Internal Slow Start
- Load Protected by Peak Current Limit and Thermal Shutdown
- Adjustable Undervoltage Lockout
- 16-Pin TSSOP PowerPAD™ Package

APPLICATIONS

- Industrial & Commercial Low Power Systems
- LCD Monitors and TVs
- Computer Peripherals
- Point of Load Regulation for High Performance DSPs, FPGAs, ASICs and Microprocessors


SIMPLIFIED SCHEMATIC



DESCRIPTION

The TPS5435x is a medium output current synchronous buck PWM converter with an integrated high side MOSFET and a gate driver for an optional low side external MOSFET. Features include a high performance voltage error amplifier that enables maximum performance under transient conditions. The TPS5435x has an under-voltage-lockout circuit to prevent start-up until the input voltage reaches a preset value; an internal slow-start circuit to limit in-rush currents; and a power good output to indicate valid output conditions. The synchronization feature is configurable as either an input or an output for easy 180° out of phase synchronization.

The TPS5435x devices are available in a thermally enhanced 16-pin TSSOP (PWP) PowerPAD™ package. TI provides evaluation modules and the SWIFT™ Designer software tool to aid in quickly achieving high-performance power supply designs to meet aggressive equipment development cycles.



M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD and SWIFT are trademarks of Texas Instruments.







These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

| TA | OUTPUT VOLTAGE | PACKAGE | PART NUMBER |
|---------------|----------------|----------------------|-------------|
| | 1.2 V | Plastic HTSSOP (PWP) | TPS54352PWP |
| | 1.5 V | Plastic HTSSOP (PWP) | TPS54353PWP |
| 4000 1- 0500 | 1.8 V | Plastic HTSSOP (PWP) | TPS54354PWP |
| -40°C to 85°C | 2.5 V | Plastic HTSSOP (PWP) | TPS54355PWP |
| | 3.3 V | Plastic HTSSOP (PWP) | TPS54356PWP |
| | 5.0 V | Plastic HTSSOP (PWP) | TPS54357PWP |

⁽¹⁾ The PWP package is also available taped and reeled. Add an R suffix to the device type (i.e. TPS5435xPWPR).

PACKAGE DISSIPATION RATINGS(1)

| PACKAGE | THERMAL IMPEDANCE JUNCTION-TO-AMBIENT | T _A = 25°C POWER RATING | T _A = 70°C POWER RATING | T _A = 85°C POWER RATING |
|---------------------------|--|---------------------------------------|---------------------------------------|---------------------------------------|
| 16-Pin PWP with solder(2) | 42.1°C/W | 2.36 | 1.31 | 0.95 |
| 16-Pin PWP without solder | 151.9°C/W | 0.66 | 0.36 | 0.26 |

⁽¹⁾ See Figure 47 for power dissipation curves.

- 1. Thickness: 0.062"
- 2. 3" x 3"
- 3. 2 oz. Copper traces located on the top and bottom of the PCB for soldering
- 4. Copper areas located on the top and bottom of the PCB for soldering
- 5. Power and ground planes, 1 oz. copper (0.036 mm thick)
- 6. Thermal vias, 0.33 mm diameter, 1.5 mm pitch
- 7. Thermal isolation of power plane

For more information, refer to TI technical brief SLMA002.

⁽²⁾ Test Board Conditions





ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

| | | UNIT |
|---------------------------------------|-------------------------------------|------------------------|
| | VIN | −0.3 V to 21.5 V |
| | VSENSE | -0.3 V to 8.0 V |
| | UVLO | -0.3 V to 8.0 V |
| Input voltage range, V _I | SYNC | -0.3 V to 4.0 V |
| | ENA | -0.3 V to 4.0 V |
| | BOOT | VI(PH) + 8.0 V |
| | VBIAS | -0.3 to 8.5 V |
| | LSG | -0.3 to 8.5 V |
| | SYNC | -0.3 to 4.0 V |
| Output voltage range, VO | RT | -0.3 to 4.0 V |
| | PWRGD | -0.3 to 6.0 V |
| | COMP | -0.3 to 4.0 V |
| | PH | –1.5 V to 22 V |
| | PH | Internally Limited (A) |
| Source current, IO | LSG (Steady State Current) | 10 mA |
| | COMP, VBIAS | 3 mA |
| | SYNC | 5 mA |
| | LSG (Steady State Current) | 100 mA |
| Sink current, IS | PH (Steady State Current) | 500 mA |
| | COMP | 3 mA |
| | ENA, PWRGD | 10 mA |
| Voltage differential | AGND to PGND | ±0.3 V |
| Operating virtual junction ter | mperature range, T _J | −40°C to +150°C |
| Storage temperature, T _{Stg} | | −65°C to +150°C |
| Lead temperature 1,6 mm (| 1/16 inch) from case for 10 seconds | 260°C |

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

ELECTROSTATIC DISCHARGE (ESD) PROTECTION

| | MIN | MAX | UNIT |
|------------------|-----|-----|------|
| Human body model | | 600 | V |
| CDM | | 1.5 | kV |

RECOMMENDED OPERATING CONDITIONS

| | MIN | NOM | MAX | UNIT | |
|--|------------|------|-----|------|---|
| lanuturkana mana V | TPS54352-6 | 4.5 | | 20 | V |
| Input voltage range, V _I | TPS54357 | 6.65 | | 20 | V |
| Operating junction temperature, T _J | -40 | | 125 | °C | |





ELECTRICAL CHARACTERISTICS

 $T_J = -40$ °C to 125°C, VIN = 4.5 V to 20 V (unless otherwise noted)


| | PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------|-----------------------------|------------------|---|-------|------|-------|--------|
| SUPPLY | CURRENT | | | | | | |
| lQ | IQ Quiescent current | | Operating current, PH pin open, No external low side MOSFET, RT = Hi-Z | | 5 | | mA |
| | | | Shutdown, ENA = 0 V | | 1 | | mA |
| | Ctout thus about a later as | TPS54352-6 | | | 4.32 | 4.49 | V |
| | Start threshold voltage | TPS54357 | | | 6.4 | 6.65 | V |
| VIN | Cton throubold voltage | TPS54352-6 | | 3.69 | 3.97 | | V |
| VIIN | Stop threshold voltage | TPS54357 | | 5.45 | 5.80 | | V |
| | Lhistonosia | TPS54352-6 | | | 350 | | mV |
| | Hysteresis | TPS54357 | | | 600 | | mV |
| OUTPUT | T VOLTAGE | | | | | | |
| | | TD054050 | $T_J = 25^{\circ}C$, $I_O = 100$ mA to 3 A | 1.88 | 1.2 | 1.212 | |
| | | TPS54352 | I _O = 100 mA to 3 A | 1.176 | 1.2 | 1.224 | V |
| | | TD05 4050 | $T_J = 25^{\circ}C$, $I_O = 100$ mA to 3 A | 1.485 | 1.5 | 1.515 | |
| | | TPS54353 | $I_O = 100 \text{ mA to } 3 \text{ A}$ | 1.47 | 1.5 | 1.53 | |
| | | TPS54354 | $T_J = 25^{\circ}C$, $I_O = 100$ mA to 3 A | 1.782 | 1.8 | 1.818 | |
| ., | | | I _O = 100 mA to 3 A | 1.764 | 1.8 | 1.836 | |
| VO | Output voltage | TPS54355 | $T_J = 25^{\circ}C$, $I_O = 100$ mA to 3 A | 2.475 | 2.5 | 2.525 | |
| | | | I _O = 100 mA to 3 A | 2.45 | 2.5 | 2.55 | |
| | | | $T_J = 25^{\circ}C$, VIN = 5.5 V to 20 V, $I_O = 100$ mA to 3 A | 3.267 | 3.3 | 3.333 | |
| | | | $VIN = 5.5 V \text{ to } 20 V, I_O = 100 \text{ mA to } 3 \text{ A}$ | 3.234 | 3.3 | 3.366 | |
| | | | $T_J = 25^{\circ}C$, VIN = 7.5 V to 20 V, $I_O = 100$ mA to 3 A | 4.95 | 5.0 | 5.05 | |
| | | | VIN = 7.5 V to 20 V, I _O = 100 mA to 3 A | 4.90 | 5.0 | 5.10 | |
| UNDER | VOLTAGE LOCK OUT (U | VLO PIN) | | | | | |
| | Start threshold voltage | | | | 1.20 | 1.24 | V |
| UVLO | Stop threshold voltage | | | 1.02 | 1.10 | | V |
| | Hysteresis | | | | 100 | | mV |
| BIAS VC | OLTAGE (VBIAS PIN) | | | | | | |
| \/DIAC | Outout valtara | | I _{VBIAS} = 1 mA, VIN ≥ 12 V | 7.5 | 7.8 | 8.0 | V |
| VBIAS | Output voltage | | IVBIAS = 1 mA, VIN = 4.5 V | 4.4 | 4.47 | 4.5 | V |
| OSCILL | ATOR (RT PIN) | | | | | | |
| | Internally cat DIAMA and | obin a fraction | RT Grounded | 200 | 250 | 300 | 141 != |
| | Internally set PWM swit | cning trequency | RT Open | 400 | 500 | 600 | kHz |
| | Externally set PWM swi | tching frequency | RT = 100 k Ω (1% resistor to AGND) | 425 | 500 | 575 | kHz |
| | | | | | | | |



ELECTRICAL CHARACTERISTICS (CONTINUED) $T_J = -40^{\circ}\text{C}$ to 125°C, VIN = 4.5 V to 20 V (unless otherwise noted)

| | PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------|--|---------------------|--|------|---------------|----------|---------|
| FALLING | EDGE TRIGGERED BIDIRE | CTIONAL SYNC SY | | | | 1117 157 | |
| | SYNC out low-to-high rise ti | 4.3 | 25 pF to ground | | 200 | 500 | ns |
| | SYNC out high-to-low fall tir | | 25 pF to ground | | 5 | 10 | ns |
| | OTTO out riight to low fail til | 110 (3070/1070) (7 | Delay from rising edge to rising edge of PH | | | | |
| | Falling edge delay time (1) | | pins, see Figure 19 | | 180 | | 0 |
| | Minimum input pulse width | 1) | RT = 100 kΩ | | 100 | | ns |
| | Delay (falling edge SYNC to | rising edge PH) (1) | RT = 100 kΩ | | 360 | | ns |
| | SYNC out high level voltage | • | 50-k Ω Resistor to ground, no pullup resistor | 2.5 | | | V |
| | SYNC out low level voltage | | | | | 0.6 | V |
| | SYNC in low level threshold | l | | 0.8 | | | V |
| | SYNC in high level threshol | d | | | | 2.3 | V |
| | 0.010 : (| 1) | Percentage of programmed frequency | -10% | | 10% | |
| | SYNC in frequency range (* | 1) | | 225 | | 770 | kHz |
| FEED- FO | ORWARD MODULATOR (INT | ERNAL SIGNAL) | | | | | |
| | Modulator gain | | VIN = 12 V, T _J = 25°C | | 8 | | V/V |
| <u> </u> | Modulator gain variation | | | -25% | | 25% | |
| | Minimum controllable ON time (1) | | | | 180 | | ns |
| | Maximum duty factor (1) | | VIN = 4.5 V | 80% | 86% | | |
| VSENSE | PIN | | | | | | |
| | Input bias current, VSENSE | pin | | | 1 | | μΑ |
| ENABLE | (ENA PIN) | | | | | | |
| | Disable low level input volta | ge | | | | 0.5 | V |
| | | TD05 4050 | $f_S = 250 \text{ kHz}, RT = \text{ground } (1)$ | | 3.20 | | |
| | | TPS54352 | $f_S = 500 \text{ kHz}, RT = Hi-Z (1)$ | | 1.60 | | |
| | | TD05 4050 | $f_S = 250 \text{ kHz}, RT = \text{ground } (1)$ | | 4.00 | | |
| | | TPS54353 | $f_S = 500 \text{ kHz}, RT = Hi-Z (1)$ | | 2.00 | | |
| | | | f _S = 250 kHz, RT = ground (1) | | 4.60 | | |
| | Internal slow-start time | TPS54354 | f _S = 500 kHz, RT = Hi–Z ⁽¹⁾ | | 2.30 | | |
| | (10% to 90%) | | f _S = 250 kHz, RT = ground (1) | | 4.40 | | ms |
| | | TPS54355 | f _S = 500 kHz, RT = Hi–Z (1) | | 2.20 | | |
| | | | $f_S = 250 \text{ kHz}, RT = \text{ground (1)}$ | | 5.90 | | |
| | | TPS54356 | $f_S = 500 \text{ kHz}, RT = Hi-Z (1)$ | | 2.90 | | |
| | | | $f_S = 250 \text{ kHz}, RT = \text{ground} (1)$ | | 5.40 | | |
| | | TPS54357 | $f_S = 500 \text{ kHz}, RT = Hi-Z (1)$ | | 2.70 | | |
| | Pullup current source | L | | 1.8 | 5 | 10 | μΑ |
| | | | † | 1 | | | V |
| | Pulldown MOSFET | | I _{I(ENA)} = 1 mA | | 0.1 | I | |
| POWER (| Pulldown MOSFET GOOD (PWRGD PIN) | | I _I (ENA)= 1 mA | | 0.1 | | |
| POWER 0 | | | II(ENA)= 1 mA Rising voltage | | 97% | | |
| POWER (| GOOD (PWRGD PIN) Power good threshold | | | | | | |
| POWER (| GOOD (PWRGD PIN) | | Rising voltage | | 97% | | ms |
| POWER (| GOOD (PWRGD PIN) Power good threshold | | Rising voltage f _S = 250 kHz | | 97% | | ms V |
| PWRGD | Power good threshold Rising edge delay (1) | | Rising voltage $f_S = 250 \text{ kHz}$ $f_S = 500 \text{ kHz}$ | | 97% 4 2 | | |

⁽¹⁾ Ensured by design, not production tested.





ELECTRICAL CHARACTERISTICS (CONTINUED) $T_J = -40$ °C to 125 °C, VIN = 4.5 V to 20 V (unless otherwise noted)


| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|--|-----|------|------|------|
| CURRENT LIMIT | · | | | | |
| Current limit | VIN = 12 V | 3.3 | 4.5 | 6.5 | Α |
| Current limit hiccup time (1) | $f_S = 500 \text{ kHz}$ | | 4.5 | | ms |
| THERMAL SHUTDOWN | | | | | |
| Thermal shutdown trip point (1) | | | 165 | | °C |
| Thermal shutdown hysteresis (1) | | | 7 | | °C |
| LOW SIDE MOSFET DRIVER (LSG PIN) | · | | | | |
| Turn on rise time, (10%/90%) (1) | VIN = 4.5 V, Capacitive load = 1000 pF | | 15 | | ns |
| Deadtime (1) | VIN = 12 V | | 60 | | ns |
| 2. 2 | VIN = 4.5 V sink/source | | 7.5 | | 0 |
| Driver ON resistance | VIN = 12 V sink/source | | 5 | | Ω |
| OUTPUT POWER MOSFETS (PH PIN) | · | | | | |
| Phase node voltage when disabled | DC conditions and no load, ENA = 0 V | | 0.5 | | V |
| | VIN = 4.5 V, Idc = 100 mA | | 1.13 | 1.42 | |
| Voltage drop, low side FET and diode | VIN = 12 V, Idc = 100 mA | | 1.08 | 1.38 | V |
| | VIN = 4.5 V, BOOT–PH = 4.5 V, I _O = 0.5 A | | 150 | 300 | 0 |
| rDS(ON) High side power MOSFET switch (2) | VIN = 12 V, BOOT-PH = 8 V, I _O = 0.5 A | | 100 | 200 | mΩ |

⁽¹⁾ Ensured by design, not production tested. (2) Resistance from VIN to PH pins.



PIN ASSIGNMENTS

PWP PACKAGE (TOP VIEW)




NOTE: If there is not a Pin 1 indicator, turn device to enable reading the symbol from left to right. Pin 1 is at the lower left corner of the device.

Terminal Functions

| TE | RMINAL | |
|--------|----------|--|
| NO. | NAME | DESCRIPTION |
| 1, 2 | VIN | Input supply voltage, 4.5 V to 20 V. Must bypass with a low ESR 10-μF ceramic capacitor. Place cap as close to device as possible; see Figure 23 for an example. |
| 3 | UVLO | Undervoltage lockout pin. Connecting an external resistive voltage divider from VIN to the pin will override the internal default VIN start and stop thresholds. |
| 4 | PWRGD | Power good output. Open drain output. A low on the pin indicates that the output is less than the desired output voltage. There is an internal rising edge filter on the output of the PWRGD comparator. |
| 5 | RT | Frequency setting pin. Connect a resistor from RT to AGND to set the switching frequency. Connecting the RT pin to ground or floating will set the frequency to an internally preselected frequency. |
| 6 | SYNC | Bidirectional synchronization I/O pin. SYNC pin is an output when the RT pin is floating or connected low. The output is a falling edge signal out of phase with the rising edge of PH. SYNC may be used as an input to synchronize to a system clock by connecting to a falling edge signal when an RT resistor is used. See 180° Out of Phase Synchronization operation in the Application Information section. In ALL cases, a 10 k Ω resistor Must be tied to the SYNC pin in parallel with ground. For information on how to extend slow start, see the <i>Enable (ENA) and Internal Slow Start</i> section on page 9. |
| 7 | ENA | Enable. Below 0.5 V, the device stops switching. Float pin to enable. |
| 8 | COMP | Error amplifier output. Do NOT connect ANYTHING to this pin. |
| 9 | VSENSE | Feedback pin |
| 10 | AGND | Analog ground—internally connected to the sensitive analog ground circuitry. Connect to PGND and PowerPAD. |
| 11 | PGND | Power ground—Noisy internal ground—Return currents from the LSG driver output return through the PGND pin. Connect to AGND and PowerPAD. |
| 12 | VBIAS | Internal 8.0-V bias voltage. A 1.0-µF ceramic bypass capacitance is required on the VBIAS pin. |
| 13 | LSG | Gate drive for optional low side MOSFET. Connect gate of n-channel MOSFET for a higher efficiency synchronous buck converter configuration. Otherwise, leave open and connect schottky diode from ground to PH pins. |
| 14, 15 | PH | Phase node—Connect to external L–C filter. |
| 16 | BOOT | Bootstrap capacitor for high side gate driver. Connect a 0.1-µF ceramic capacitor from BOOT to PH pins. |
| | PowerPAD | PGND and AGND pins must be connected to the exposed pad for proper operation. See Figure 23 for an example PCB layout. |



FUNCTIONAL BLOCK DIAGRAM



$^{(1)}$ 75 k Ω for the TPS54357

DETAILED DESCRIPTION

Undervoltage Lockout (UVLO)

The undervoltage lockout (UVLO) system has an internal voltage divider from VIN to AGND. The defaults for the start/stop values are labeled VIN and given in Table 1. The internal UVLO threshold can be overridden by placing an external resistor divider from VIN to ground. The internal divider values are approximately 320 k Ω for the high side resistor and 125 k Ω for the low side resistor. The divider ratio (and therefore the default start/stop values) is quite

accurate, but the absolute values of the internal resistors may vary as much as 15%. If high accuracy is required for an externally adjusted UVLO threshold, select lower value external resistors to set the UVLO threshold. Using a 1-k Ω resistor for the low side resistor (R2 see Figure 1) is recommended. Under no circumstances should the UVLO pin be connected directly to VIN.

Table 1. Start/Stop Voltage Threshold

| | | START VOLTAGE THRESHOLD | STOP VOLTAGE THRESHOLD | | |
|---------------|------------|-------------------------|------------------------|--|--|
| VIN (Defects) | TPS54352-6 | 4.49 | 3.69 | | |
| VIN (Default) | TPS54357 | 6.65 | 5.45 | | |
| UVLO | | 1.24 | 1.02 | | |

The equations for selecting the UVLO resistors are:

R1 =
$$\frac{\text{VIN(start)} \times 1 \text{ k}\Omega}{1.24 \text{ V}} - 1 \text{k}\Omega$$
 (1)

$$VIN(stop) = \frac{(R1 + 1 k\Omega) \times 1.02 V}{1 k\Omega}$$
 (2)






Figure 1. Circuit Using External UVLO Function

For applications which require an undervoltage lock out (UVLO) threshold greater than 4.49 V (6.6 V for TPS54357), external resistors may be implemented, see Figure 1, to adjust the start voltage threshold. For example, an application needing an UVLO start voltage of approximately 7.8 V using the equation (1), R1 is calculated to the nearest standard resistor value of 5.36 k Ω . Using equation (2), the input voltage stop threshold is calculated as 6.48 V.

Enable (ENA) and Internal Slow Start

The TPS5435x has an internal digital slow start that ramps the reference voltage to its final value in 1150 switching cycles. The internal slow start time (10% – 90%) is approximated by the following expression:

$$T_{SS_INTERNAL}(ms) = \frac{1.15k}{f_S(kHz) \times n}$$
Use n in Table 2 (3)

Table 2. Slow Start Characteristics

| DEVICE | n |
|----------|-------|
| TPS54352 | 1.485 |
| TPS54353 | 1.2 |
| TPS54354 | 1 |
| TPS54355 | 1.084 |
| TPS54356 | 0.818 |
| TPS54357 | 0.900 |

Once the TPS5435x device is in normal regulation, the ENA pin is high. If the ENA pin is pulled below the stop threshold of 0.5 V, switching stops and the internal slow start resets. If an application requires the TPS5435x to be disabled, use open drain or open collector output logic to interface to the ENA pin (see Figure 2). The ENA pin has an internal pullup current source. Do not use external pullup resistors.




Figure 2. Interfacing to the ENA Pin

Extending Slow Start Time

In applications that use large values of output capacitance there may be a need to extend the slow start time to prevent the startup current from tripping the current limit. The current limit circuit is designed to disable the high side MOSFET and reset the internal voltage reference for a short amount of time when the high side MOSFET current exceeds the current limit threshold. If the output capacitance and load current cause the startup current to exceed the current limit threshold, the power supply output will not reach the desired output voltage. To extend the slow start time and to reduce the startup current, an external resistor and capacitor can be added to the ENA pin. The slow start capacitance is calculated using the following equation:

$$C_{SS}(\mu F) = 5.55 \times 10^{-3} \times n \times T_{ss}(ms)$$
 Use n in Table 2 (4)

The R_{SS} resistor must be 2 $k\Omega$ and the slow start capacitor must be less than 0.47 $\mu F.$

Switching Frequency (RT)

The TPS5435x has an internal oscillator that operates at twice the PWM switching frequency. The internal oscillator frequency is controlled by the RT pin. Grounding the RT pin sets the PWM switching frequency to a default frequency of 250 kHz. Floating the RT pin sets the PWM switching frequency to 500 kHz.

Connecting a resistor from RT to AGND sets the frequency according to the following equation (also see Figure 30).

$$RT(k\Omega) = \frac{46000}{f_{S}(kHz) - 35.9}$$
 (5)

The RT pin controls the SYNC pin functions. If the RT pin is floating or grounded, SYNC is an output. If the switching frequency has been programmed using a resistor from RT to AGND, then SYNC functions as an input.

The internal voltage ramp charging current increases linearly with the set frequency and keeps the feed forward modulator constant (Km = 8) regardless of the frequency set point.



Table 3.

| SWITCHING FREQUENCY SYNC PIN | | RT PIN |
|--------------------------------------|--|---|
| 250 kHz, internally set | Generates SYNC output signal | AGND |
| 500 kHz, internally set | Generates SYNC output signal | Float |
| Externally set to 250 kHz to 700 kHz | Terminate to quiet ground with 10-kΩ resistor. | R = 215 k Ω to 69 k Ω |
| Externally synchronized frequency | Synchronization Signal | Set RT resistor equal to 90% to 110% of external synchronization frequency. When using a dual setup (see Figure 27 for example), if the \textit{master} 35x device RT pin is left floating, use a 110 k Ω resistor to tie the \textit{slave} RT pin to ground. Conversely, if the \textit{master} 35x device RT pin is grounded, use a 237 k Ω resistor to tie the \textit{slave} RT pin to ground. |

180° Out of Phase Synchronization (SYNC)

The SYNC pin is configurable as an input or as an output, per the description in the previous section. When operating as an input, the SYNC pin is a falling-edge triggered signal (see Figures 3, 4, and 19). When operating as an output, the signal's falling edge is approximately 180° out of phase with the rising edge of the PH pins. Thus, two TPS5435x devices operating in a system can share an input capacitor and draw ripple current at twice the frequency of a single unit.

When operating the two TPS5435x devices 180° out of phase, the total RMS input current is reduced. Thus reducing the amount of input capacitance needed and increasing efficiency.

When synchronizing a TPS5435x to an external signal, the timing resistor on the RT pin must be set so that the oscillator is programmed to run at 90% to 110% of the synchronization frequency.




Figure 3. SYNC Input Waveform






Figure 4. SYNC Output Waveform

Power Good (PWRGD)

The VSENSE pin is compared to an internal reference signal, if the VSENSE is greater than 97% and no other faults are present, the PWRGD pin presents a high impedance. A low on the PWRGD pin indicates a fault. The PWRGD pin has been designed to provide a weak pull-down and indicates a fault even when the device is unpowered. If the TPS5435x has power and has any fault flag set, the TPS5435x indicates the power is not good by driving the PWRGD pin low. The following events, singly or in combination, indicate power is not good:

- VSENSE pin out of bounds
- Overcurrent
- Thermal shutdown
- UVLO undervoltage
- Input voltage not present (weak pull-down)
- Slow-starting
- VBIAS voltage is low

Once the PWRGD pin presents a high impedance (i.e., power is good), a VSENSE pin out of bounds condition forces PWRGD pin low (i.e., power is bad) after a time delay. This time delay is a function of the switching frequency and is calculated using equation 6:

$$T_{\text{delay}} = \frac{1000}{f_{\text{S}}(\text{kHz})} \text{ ms}$$
 (6)

Bias Voltage (VBIAS)

The VBIAS regulator provides a stable supply for the internal analog circuits and the low side gate driver. Up to 1 mA of current can be drawn for use in an external application circuit. The VBIAS pin must have a bypass

capacitor value of 1.0 μ F. X7R or X5R grade dielectric ceramic capacitors are recommended because of their stable characteristics over temperature.

Bootstrap Voltage (BOOT)

The BOOT capacitor obtains its charge cycle by cycle from the VBIAS capacitor. A capacitor from the BOOT pin to the PH pins is required for operation. The bootstrap connection for the high side driver must have a bypass capacitor of 0.1 μF .

Error Amplifier

The VSENSE pin is the error amplifier inverting input. The error amplifier is a true voltage amplifier with 1.5 mA of drive capability with a minimum of 60 dB of open loop voltage gain and a unity gain bandwidth of 2 MHz.

Voltage Reference

The voltage reference system produces a precision reference signal by scaling the output of a temperature stable bandgap circuit. During production testing, the bandgap and scaling circuits are trimmed to produce 0.891 V at the output of the error amplifier, with the amplifier connected as a voltage follower. The trim procedure improves the regulation, since it cancels offset errors in the scaling and error amplifier circuits.

PWM Control and Feed Forward

Signals from the error amplifier output, oscillator, and current limit circuit are processed by the PWM control logic. Referring to the internal block diagram, the control logic includes the PWM comparator, PWM latch, and the adaptive dead-time control logic. During steady-state operation below the current limit threshold, the PWM comparator output and oscillator pulse train alternately reset and set the PWM latch.

SLVS519A - MAY 2004 - REVISED OCTOBER 2004



Once the PWM latch is reset, the low-side driver and integrated pull-down MOSFET remain on for a minimum duration set by the oscillator pulse width. During this period, the PWM ramp discharges rapidly to the valley voltage. When the ramp begins to charge back up, the low-side driver turns off and the high-side FET turns on. The peak PWM ramp voltage varies inversely with input voltage to maintain a constant modulator and power stage gain of 8 V/V.

As the PWM ramp voltage exceeds the error amplifier output voltage, the PWM comparator resets the latch, thus turning off the high-side FET and turning on the low-side FET. The low-side driver remains on until the next oscillator pulse discharges the PWM ramp.

During transient conditions, the error amplifier output can be below the PWM ramp valley voltage or above the PWM peak voltage. If the error amplifier is high, the PWM latch is never reset and the high-side FET remains on until the oscillator pulse signals the control logic to turn the high-side FET off and the internal low-side FET and driver on. The device operates at its maximum duty cycle until the output voltage rises to the regulation set point, setting VSENSE to approximately the same voltage as the internal voltage reference. If the error amplifier output is low, the PWM latch is continually reset and the high-side FET does not turn on. The internal low-side FET and low side driver remain on until the VSENSE voltage decreases to a range that allows the PWM comparator to change states. The TPS5435x is capable of sinking current through the external low side FET until the output voltage reaches the regulation set point.

The minimum on time is designed to be 180 ns. During the internal slow-start interval, the internal reference ramps from 0 V to 0.891 V. During the initial slow-start interval, the internal reference voltage is very small resulting in a couple of skipped pulses because the minimum on time causes the actual output voltage to be slightly greater than the preset output voltage until the internal reference ramps up.

Deadtime Control

Adaptive dead time control prevents shoot through current from flowing in the integrated high-side MOSFET and the external low-side MOSFET during the switching transitions by actively controlling the turn on times of the drivers. The high-side driver does not turn on until the voltage at the gate of the low-side MOSFET is below 1 V. The low-side driver does not turn on until the voltage at the gate of the high-side MOSFET is below 1 V.

Low Side Gate Driver (LSG)

LSG is the output of the low-side gate driver. The 100-mA MOSFET driver is capable of providing gate drive for most popular MOSFETs suitable for this application. Use the SWIFT Designer Software Tool to find the most appropriate MOSFET for the application. Connect the LSG pin directly to the gate of the low-side MOSFET. Do not use a gate resistor as the resulting turn-on time may be too slow.

Integrated Pulldown MOSFET

The TPS5435x has a diode-MOSFET pair from PH to PGND. The integrated MOSFET is designed for light–load continuous-conduction mode operation when only an external Schottky diode is used. The combination of devices keeps the inductor current continuous under conditions where the load current drops below the inductor's critical current. Care should be taken in the selection of inductor in applications using only a low-side Schottky diode. Since the inductor ripple current flows through the integrated low-side MOSFET at light loads, the inductance value should be selected to limit the peak current to less than 0.3 A during the high-side FET turn off time. The minimum value of inductance is calculated using the following equation:

$$L(H) = \frac{VO \times \left(1 - \frac{VO}{VI}\right)}{f_S \times 0.6}$$
 (7)

Thermal Shutdown

The device uses the thermal shutdown to turn off the MOSFET drivers and controller if the junction temperature exceeds 165°C. The device is restarted automatically when the junction temperature decreases to 7°C below the thermal shutdown trip point and starts up under control of the slow-start circuit.

Overcurrent Protection

Overcurrent protection is implemented by sensing the drain-to-source voltage across the high-side MOSFET and compared to a voltage level which represents the overcurrent threshold limit. If the drain-to-source voltage exceeds the overcurrent threshold limit for more than 100 ns, the ENA pin is pulled low, the high-side MOSFET is disabled, and the internal digital slow-start is reset to 0 V. ENA is held low for approximately the time that is calculated by the following equation:

$$T_{\text{HICCUP}}(\text{ms}) = \frac{2250}{f_{\text{S}}(\text{kHz})}$$
 (8)

Once the hiccup time is complete, the ENA pin is released and the converter initiates the internal slow-start.







Switching Frequency Limitations


Due to the internal design of the TPS54352-6 there are limitations to the maximum usable switching frequency for any given input voltage. This limit is constrained by the minimum controllable on time which may be as high as 220 ns. Figure 31 shows the maximum switching frequency versus input voltage for each device. This family

of curves is valid for output currents greater than 0.5 A. As output currents decrease towards no load (0 A), the apparent on time increases, decreasing the maximum switching frequency that may be obtained for a given input and output voltage. Figure 32 shows the maximum switching frequency versus input voltage for each device for zero load current various operating frequencies.




TYPICAL CHARACTERISTICS

Conditions are V_I = 12 V, V_O = 3.3 V, f_S = 500 kHz, I_O = 3 A, T_A = 25 °C, unless otherwise noted





Conditions are V_I = 12 V, V_O = 3.3 V, f_S = 500 kHz, I_O = 3 A, T_A = 25 °C, unless otherwise noted





LAYOUT INFORMATION




Figure 23. TPS5435x PCB Layout

PCB LAYOUT

The VIN pins should be connected together on the printed circuit board (PCB) and bypassed with a low ESR ceramic bypass capacitor. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the VIN pins, and the TPS5435x ground pins. The minimum recommended bypass capacitance is 10-µF ceramic with a X5R or X7R dielectric and the optimum placement is closest to the VIN pins and the AGND and PGND pins. See Figure 23 for an example of a board layout. The AGND and PGND pins should be tied to the PCB ground plane at the pins of the IC. The source of the low-side MOSFET and the anode of the Schottky diode should be connected directly to the PCB ground plane. The PH pins should be tied together and routed to the drain of the low-side MOSFET or to the cathode of the external Schottky diode. Since the PH connection is the switching node, the MOSFET (or diode) should be located very close to the PH pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling. The recommended conductor width from pins 14 and 15 is 0.050 inch to 0.075 inch of 1-ounce copper. The length of the copper land pattern should be no more than 0.2 inch.

For operation at full rated load, the analog ground plane must provide adequate heat dissipating area. A 3-inch by 3-inch plane of copper is recommended, though not mandatory, dependent on ambient temperature and airflow. Most applications have larger areas of internal ground plane available, and the PowerPAD should be connected to the largest area available. Additional areas on the bottom or top layers also help dissipate heat, and any area available should be used when 3 A or greater operation is desired. Connection from the exposed area of the PowerPAD to the analog ground plane layer should be made using 0.013-inch diameter vias to avoid solder wicking through the vias. Four vias should be in the PowerPAD area with four additional vias outside the pad area and underneath the package. Additional vias beyond those recommended to enhance thermal performance should be included in areas not under the device package.






Figure 24. Thermal Considerations for PowerPAD Layout



APPLICATION INFORMATION




Figure 25. Application Circuit, 12 V to 3.3 V

Figure 25 shows the schematic for a typical TPS54356 application. The TPS54356 can provide up to 3-A output current at a nominal output voltage of 3.3 V. For proper thermal performance, the exposed PowerPAD underneath the device must be soldered down to the printed circuit board.

DESIGN PROCEDURE

The following design procedure can be used to select component values for the TPS54356. Alternately, the SWIFT Designer Software may be used to generate a complete design. The SWIFT Designer Software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process.

To begin the design process a few parameters must be decided upon. The designer needs to know the following:

- Input voltage range
- Output voltage
- Input ripple voltage
- Output ripple voltage
- Output current rating
- Operating frequency

For this design example, use the following as the input parameters:

| • | |
|-----------------------|---------------|
| DESIGN PARAMETER | EXAMPLE VALUE |
| Input voltage range | 6 V to 18 V |
| Output voltage | 3.3 V |
| Input ripple voltage | 300 mV |
| Output ripple voltage | 10 mV |
| Output current rating | 3 A |
| Operating frequency | 500 kHz |

SWITCHING FREQUENCY

The switching frequency is set using the RT pin. Grounding the RT pin sets the PWM switching frequency to a default frequency of 250 kHz. Floating the RT pin sets the PWM switching frequency to 500 kHz. By connecting a resistor from RT to AGND, any frequency in the range of 250 kHz to 700 kHz can be set. Use equation 9 to determine the proper value of RT.

$$RT(k\Omega) = \frac{46000}{f_{S}(kHz) - 35.9}$$
 (9)

In this example circuit, RT is not connected and the switching frequency is set at 500 kHz.



INPUT CAPACITORS

The TPS54356 requires an input decoupling capacitor and, depending on the application, a bulk input capacitor. The minimum value for the decoupling capacitor, C9, is $10\mu F$. A high quality ceramic type X5R or X7R is recommended. The voltage rating should be greater than the maximum input voltage. Additionally some bulk capacitance may be needed, especially if the TPS54356 circuit is not located within about 2 inches from the input voltage source. The value for this capacitor is not critical but it also should be rated to handle the maximum input voltage including ripple voltage and should filter the output so that input ripple voltage is acceptable.

This input ripple voltage can be approximated by equation 10:

$$\Delta V_{\text{IN}} = \frac{I_{\text{OUT}(\text{MAX})} \times 0.25}{C_{\text{BULK}} \times f_{\text{sw}}} + \left(I_{\text{OUT}(\text{MAX})} \times \text{ESR}_{\text{(MAX)}}\right)$$
(10)

Where $I_{OUT(MAX)}$ is the maximum load current, f_{SW} is the switching frequency, C_{BULK} is the bulk capacitor value and ESR_{MAX} is the maximum series resistance of the bulk capacitor.

The maximum RMS ripple current also needs to be checked. For worst case conditions, this can be approximated by equation 11:

$$I_{CIN} = \frac{I_{OUT(MAX)}}{2}$$
 (11)

In this case the input ripple voltage would be 140 mV and the RMS ripple current would be 1.5 A. The maximum voltage across the input capacitors would be VIN max plus delta VIN/2. The chosen bulk and bypass capacitors are each rated for 25 V and the combined ripple current capacity is greater than 3 A, both providing ample margin. It is very important that the maximum ratings for voltage and current are not exceeded under any circumstance.

OUTPUT FILTER COMPONENTS

Inductor Selection

To calculate the minimum value of the output inductor, use equation 12:

$$L_{(MIN)} = \frac{V_{OUT} \times \left(V_{IN(MAX)} - V_{OUT}\right)}{V_{IN(MAX)} \times K_{IND} \times I_{OUT} \times f_{SW}}$$
(12)

 K_{IND} is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. For designs using low ESR output capacitors such as ceramics, use $K_{IND} = 0.3$. When using higher ESR output capacitors, $K_{IND} = 0.2$ yields better results.

For this design example use $K_{IND}=0.1$ to keep the inductor ripple current small. The minimum inductor value is calculated to be 17.96 μ H. The next highest standard value is 22 μ H, which is used in this design.

For the output filter inductor it is important that the RMS current and saturation current ratings not be exceeded. The RMS inductor current can be found from equation 13:

$$I_{L(RMS)} = \sqrt{I_{OUT(MAX)}^2 + \frac{1}{12} \times \left(\frac{V_{OUT} \times \left(V_{IN(MAX)} - V_{OUT}\right)}{V_{IN(MAX)} \times L_{OUT} \times f_{sw} \times 0.8} \right)^2}$$
(13)

and the peak inductor current can be determined with equation 14:

$$I_{L(PK)} = I_{OUT(MAX)} + \frac{V_{OUT} \times \left(V_{IN(MAX)} - V_{OUT}\right)}{1.6 \times V_{IN(MAX)} \times L_{OUT} \times f_{sw}}$$
(14)

For this design, the RMS inductor current is 3.007 A and the peak inductor current is 3.15 A. The chosen inductor is a Coiltronics DR127–220 22 μH . It has a saturation current rating of 7.57 A and a RMS current rating of 4 A, easily meeting these requirements. A lesser rated inductor could be used if less margin is desired. In general, inductor values for use with the TPS54356 are in the range of 6.8 μH to 47 μH .

Capacitor Requirements

The important design factors for the output capacitor are dc voltage rating, ripple current rating, and equivalent series resistance (ESR). The dc voltage and ripple current ratings cannot be exceeded. The ESR is important because along with the inductor current it determines the amount of output ripple voltage. The actual value of the output capacitor is not critical, but some practical limits do exist.

Consider the relationship between the desired closed loop crossover frequency of the design and LC corner frequency of the output filter. In general, it is desirable to keep the closed loop crossover frequency at less than 1/5 of the switching frequency. With high switching frequencies such as the 500-kHz frequency of this design, internal circuit limitations of the TPS54356 limit the practical maximum crossover frequency to about 70 kHz. Additionally, the capacitor type and value must be chosen to work with the internal compensation network of the TPS5435x family of dc/dc converters. To allow for adequate phase gain in the compensation network, the LC corner frequency should be about one decade or so below the closed loop crossover frequency. This limits the minimum capacitor value for the output filter to:

$$C_{OUT(MIN)} = \frac{1}{L_{OUT}} \times \left(\frac{K}{2\pi f_{CO}}\right)^{2}$$
(15)



Where K is the frequency multiplier for the spread between f_{LC} and f_{CO} . K should be between 5 and 15, typically 10 for one decade difference. For a desired crossover of 20 kHz and a 22- μ H inductor, the minimum value for the output capacitor is 288 μ F. The selected output capacitor must be rated for a voltage greater than the desired output voltage plus one half the ripple voltage. Any derating amount must also be included. The maximum RMS ripple current in the output capacitor is given by equation 16:

$$I_{COUT(RMS)} = \frac{1}{\sqrt{12}} \times \left[\frac{V_{OUT} \times \left(V_{IN(MAX)} - V_{OUT}\right)}{V_{IN(MAX)} \times L_{OUT} \times f_{sw}} \right]$$
(16)

The calculated RMS ripple current is 156 mA in the output capacitors.

CHOOSING CAPACITOR VALUE

For this design example, a relatively large aluminum electrolytic capacitor is combined with a smaller value ceramic capacitor. This combination provides a stable high performance design at a relatively low cost. Also, by carefully choosing the capacitor values and ESRs, the design can be tailored to complement the internal compensation poles and zeros of the TPS54356.

These preconfigured poles and zeroes internal to the TPS54356 limit the range of output filter configurations. A variety of capacitor values and types of dielectric are supported. There are a number of different ways to calculate the output filter capacitor value and ESR to work with the internal compensation network. This procedure outlines a relatively simple procedure that produces good results with an output filter consisting of a high ESR dielectric capacitor in parallel with a low ESR ceramic capacitor. Use of the SWIFT Designer Software for designs with unusually high closed loop crossover frequencies, low value, low ESR output capacitors such as ceramics or if the designer is unsure about the design procedure.

The TPS54356 contains a compensation network with the following nominal characteristics:

$$f_{\text{INT}} = 1.7 \text{ kHZ}$$

$$f_{Z1} = 2.5 \text{ kHZ}$$

$$f_{Z2} = 4.8 \text{ kHZ}$$

$$f_{P1} = 95 \text{ kHZ}$$

$$f_{P2} = 125 \text{ kHZ}$$

For a stable design, the closed loop crossover frequency should be set less than one fifth of the switching frequency, and the phase margin at crossover must be greater than 45 degrees. The general procedure outlined here produces results consistent with these requirements without going into great detail about the theory of loop compensation.

In this case, the output filter LC corner frequency should be selected to be near the first compensation zero frequency as described by equation 17:

$$f_{LC} = \frac{1}{2\pi \sqrt{L_{OUT}C2}} \cong f_{Z1}$$
 (17)

Placement of the LC corner frequency at f_{Z1} is not critical, it only needs to be close. For the design example, $f_{LC} = 2$ kHz.

Solving for C2 using equation 18:

$$C2 \cong \frac{1}{4\pi^2 f^2 Z1^{\mathsf{L}} \mathsf{OUT}} \tag{18}$$

The desired value for C2 is calculated as 184 μ F. A close standard value of 330 μ F is chosen with a resulting LC corner frequency of 1.9 kHz. As to be shown, this value is not critical as long as it results in a corner frequency in the vicinity of f_{Z1}.

Next, when using a large ceramic capacitor in parallel with a high ESR electrolytic capacitor, there is a pole in the output filter that should be at f_{Z2} as shown in equation 19:

$$f_{P(ESR)} = \frac{1}{2\pi R_{(C2ESR)}C5} = f_{Z2}$$
 (19)

Now the actual C2 capacitor must be selected based on the ESR and the value of capacitor C5 so that the above equation is satisfied. In this example, the $R_{(C2ESR)}C5$ product should be 3.18 \times 10 $^{-5}$. From the available capacitors, by choosing a Panasonic EEVFKOJ331XP aluminum electrolytic capacitor with a nominal ESR of 0.34 Ω yields a calculated value for C5 of 98 μF . The closest standard value is 100 μF . As the actual ESR of the capacitor can vary by a large amount, this value also is not critical.

The closed loop crossover frequency should be greater than f_{LC} and less than one fifth of the switching frequency. Also, the crossover frequency should not exceed 70 kHz, as the error amplifier may not provide the desired gain. As stated previously, closed loop crossover frequencies between 5 and 15 times f_{LC} work well. For this design, the crossover frequency can be estimated by:

$$f_{\text{CO}} = 1.125 \times 10^{-3} \times f_{\text{P(ESR)}} \times f_{\text{LC}}$$
 (20)

This simplified equation is valid for this design because the output filter capacitors are mixed technology. Compare this result to the actual measured loop response plot of





Figure 5. The measured closed loop crossover frequency of 19.95 kHz differs from the calculated value because the actual output filter capacitor component parameters differed slightly from the specified data sheet values.

CAPACITOR ESR AND OUTPUT RIPPLE

The amount of output ripple voltage as specified in the initial design parameters is determined by the maximum ESR of the output capacitor and the input ripple current. The output ripple voltage is the inductor ripple current times the ESR of the output filter so the maximum specified ESR as listed in the capacitor data sheet is given by equation 21:

$$\text{ESR}_{\text{(MAX)}} = \left(\frac{\text{V}_{\text{IN(MAX)}} \times \text{L}_{\text{OUT}} \times f_{\text{sw}} \times 0.8}{\text{V}_{\text{OUT}} \times \left(\text{V}_{\text{IN(MAX)}} - \text{V}_{\text{OUT}}\right)} \right) \times \Delta \text{V}_{\text{p-p(MAX)}}$$
 (21)

and the maximum ESR required is 33 m Ω . In this design, the aluminum electrolytic capacitor has an ESR of 0.340 m Ω , but it is in parallel with an ultra low ESR ceramic capacitor of 2 m Ω maximum. The measured output ripple voltage for this design is approximately 4 mV_{p-p} as shown in Figure 10.

BIAS AND BOOTSTRAP CAPACITORS

Every TPS54356 design requires a bootstrap capacitor, C3 and a bias capacitor, C4. The bootstrap capacitor must be 0.1 μF . The bootstrap capacitor is located between the PH pins and BOOT pin. The bias capacitor is connected between the VBIAS pin and AGND. The value should be 1.0 μF . Both capacitors should be high quality ceramic types with X7R or X5R grade dielectric for temperature stability. They should be placed as close to the device connection pins as possible.

LOW-SIDE FET

The TPS54356 is designed to operate using an external low-side FET, and the LSG pin provides the gate drive output. Connect the drain to the PH pin, the source to PGND, and the gate to LSG. The TPS54356 gate drive circuitry is designed to accommodate most common n-channel FETs that are suitable for this application. The SWIFT Designer Software can be used to calculate all the design parameters for low-side FET selection. There are some simplified guidelines that can be applied that produce an acceptable solution in most designs.

The selected FET must meet the absolute maximum ratings for the application:

- Drain-source voltage (V_{DSS}) must be higher than the maximum voltage at the PH pin, which is V_{INMAX} + 0.5 V.
- Gate-source voltage (V_{GSS}) must be greater than 8 V.
- Drain current (Id) must be greater than 1.1 x
 IOUTMAX-
- Drain-source on resistance (R_{DSON}) should be as small as possible, less than 30 mΩ is desirable. Lower values for R_{DSON} result in designs with higher efficiencies. It is important to note that the low-side FET on time is typically longer than the high-side FET on time, so attention paid to low-side FET parameters can make a marked improvement in overall efficiency.
- Total gate charge (Q_g) must be less than 50 nC. Again, lower Q_g characteristics result in higher efficiencies.
- Additionally, check that the device chosen is capable of dissipating the power losses.

For this design, a Fairchild FDR6674A 30-V n-channel MOSFET is used as the low-side FET. This particular FET is specifically designed to be used as a low-side synchronous rectifier.

POWER GOOD

The TPS54356 is provided with a power good output pin PWRGD. This output is an open drain output and is intended to be pulled up to a 3.3-V or 5-V logic supply. A $10\text{-k}\Omega$, pull-up resistor works well in this application. The absolute maximum voltage is 6 V, so care must be taken not to connect this pull-up resistor to VIN if the maximum input voltage exceeds 6 V.

SNUBBER CIRCUIT

R10 and C11 of the application schematic in Figure 25 comprise a snubber circuit. The snubber is included to reduce over-shoot and ringing on the phase node when the internal high-side FET turns on. Since the frequency and amplitude of the ringing depends to a large degree on parasitic effects, it is best to choose these component values based on actual measurements of any design layout. See literature number SLVP100 for more detailed information on snubber design.






Figure 26. 3.3-V Power Supply With Schottky Diode

Figure 26 shows an application where a clamp diode is used in place of the low-side FET. The TPS54352–7 incorporates an integrated pull-down FET so that the circuit remains operating in continuous mode during light

load operation. A 3-A, 40-V Schottky diode such as the Motorola MBRS340T3 or equivalent is recommended. See Figures 15–17 for efficiency data and switching waveforms for this circuit.




Figure 27. 3.3-V/1.8-V Power Supply with Sequencing



Figure 27 is an example of power supply sequencing using a TPS54356 (U1) to generate an output of 3.3 V, and a TPS54354 (U2) to generate a 1.8-V output. These output voltages are typical I/O and core voltages for microprocessors and FPGAs. In the circuit, the 3.3-V supply is designed to power up first.

The PWRGD pin of U1 is tied to the ENA pin of U2 so that the 1.8-V supply starts to ramp up after the 3.3-V supply is within regulation. Figure 18 shows these start up sequence waveforms.

Since the RT pin of U1 is floating, the SYNC pin is an output. This synchronization signal is fed the SYNC pin of U2. The RT pin of U2 has a 110-k Ω resistor to ground, and the SYNC pin for this device acts as an input. The 1.8-V supply operates synchronously with the 3.3-V supply and their switching node rising edges are approximately 180 degrees out of phase allowing for a reduction in the input voltage ripple. See Figure 19 for this wave form.

ALTERNATE OUTPUT FILTER DESIGNS

The previous design procedure example demonstrated a technique to design a 3.3-V power supply using both aluminum electrolytic and ceramic output filter capacitors. Other types of output filter capacitors are supported by the TPS5435x family of dc/dc converters. Figures 26–28 show designs using other popular capacitor types.

In Figure 28, the TPS54356 shown with a single $100-\mu F$ 6-V POSCAP as the output filter capacitor. C10 is a high frequency bypass capacitor and does not enter into the design equations. The design procedure is similar to the previous example except in the design of the output filter. In the previous example, the output filter LC corner was set at the first zero in the compensation network, while the second compensation zero was used to counteract the output filter pole caused by the interaction of the C2 capacitor ESR with C5. In this design example, the output LC corner frequency is to be set at the second zero frequency f_{Z2} of the internal compensation network, approximately 5 kHz, while the first zero is used to provide phase boost prior to the LC corner frequency.




Figure 28. 3.3-V Power Supply with Sanyo POSCAP Output Filter Capacitor

Inductor Selection

Using equation 12 and a K_{IND} of 0.2, the minimum inductor value required is 8.98 μ H. The closest standard value, 10 μ H is selected. RMS and peak inductor currents are the same as calculated previously.

Capacitor Selection

With the inductor set at 10 μH and a desired corner frequency of 5 kHz, the output capacitor value is given by:

C2 =
$$\frac{1}{4\pi^2 f_{z2}^2 L_{out}} = \frac{1}{4 \times \pi^2 \times 5000^2 \times 10^{-5}} = 101 \,\mu\text{F}$$

Use 100 µF as the closest standard value.

Calculating the RMS ripple current in the output capacitor using equation 16 yields 156 mA. The POSCAP 6TPC100M capacitor selected is rated for 1700 mA. See the closed loop response curve for this design in Figure 20.






Figure 29. 3.3-V Power Supply with Panasonic SP Output Filter Capacitors

In Figure 29, the TPS54356 shown with two 180- μ F 4-V special polymer dielectric output filter capacitors(C2 and C5). C10 is a high frequency bypass capacitor and does not enter into the design equations. In the previous example, the output LC corner frequency is to be set at the second zero frequency f_{Z2} of the internal compensation network, approximately 5 kHz, while the first zero is used to provide phase boost prior to the LC corner frequency. The special polymer electrolytic capacitors used in this design require that the closed loop crossover frequency be lowered due to the significantly lower ESR of this type of capacitor.

Inductor Selection

The inductor is the same $10-\mu H$ value as the previous example.

Capacitor Selection

To lower the closed loop crossover it is necessary to reduce the LC corner frequency below 5 kHz. Using a target value of 2500 Hz, the output capacitor value is given by:

C2 =
$$\frac{1}{4\pi^2 f_{z2}^2 L_{out}} = \frac{1}{4 \times \pi^2 \times 2500^2 \times 10^{-5}} = 405 \,\mu\text{F}$$

Use 2 x 180 μ F = 360 μ F as a combination of standard values that is close to 405 μ F.

The RMS ripple current in the output capacitor is the same as before. The selected capacitors are each 3.3 A. See the closed loop response curve for this design in Figure 21.





Figure 30. 3.3-V Power Supply with Sanyo OSCON Output Filter Capacitor

In Figure 30, the TPS54356 shown with a Sanyo OSCON output filter capacitor(C2). C10 is a high frequency bypass capacitor and does not enter into the design equations. This design is identical to the previous example except that a single OSCON capacitor of 330 μ F is used for the calculated value of 405 μ F. Compare the closed loop response for this design in Figure 22 to the closed loop response in Figure 21. Note that there is only a slight

difference in the response and the general similarity in both the gain and phase plots. This is the expected result for these two similar output filters.

Many other additional output filter designs are possible. Use the SWIFT Designer Software to generate other designs or follow the general design procedures illustrated in this application section.










Figure 47

Figure 48

Figure 46






Figure 49





10-Jun-2014

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|---------------------|--------------|----------------------|---------|
| TPS54352PWP | ACTIVE | HTSSOP | PWP | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | PS54352 | Samples |
| TPS54352PWPG4 | ACTIVE | HTSSOP | PWP | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | PS54352 | Samples |
| TPS54352PWPR | ACTIVE | HTSSOP | PWP | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | PS54352 | Samples |
| TPS54352PWPRG4 | ACTIVE | HTSSOP | PWP | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | PS54352 | Samples |
| TPS54353PWP | ACTIVE | HTSSOP | PWP | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | PS54353 | Samples |
| TPS54353PWPG4 | ACTIVE | HTSSOP | PWP | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | PS54353 | Samples |
| TPS54353PWPR | ACTIVE | HTSSOP | PWP | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | PS54353 | Samples |
| TPS54353PWPRG4 | ACTIVE | HTSSOP | PWP | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | PS54353 | Samples |
| TPS54354PWP | ACTIVE | HTSSOP | PWP | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | PS54354 | Samples |
| TPS54354PWPG4 | ACTIVE | HTSSOP | PWP | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | PS54354 | Samples |
| TPS54354PWPR | ACTIVE | HTSSOP | PWP | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | PS54354 | Samples |
| TPS54354PWPRG4 | ACTIVE | HTSSOP | PWP | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | PS54354 | Samples |
| TPS54355PWP | ACTIVE | HTSSOP | PWP | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | PS54355 | Samples |
| TPS54355PWPG4 | ACTIVE | HTSSOP | PWP | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | PS54355 | Samples |
| TPS54355PWPR | ACTIVE | HTSSOP | PWP | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | PS54355 | Samples |
| TPS54356PWP | ACTIVE | HTSSOP | PWP | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | PS54356 | Samples |
| TPS54356PWPG4 | ACTIVE | HTSSOP | PWP | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | PS54356 | Samples |



PACKAGE OPTION ADDENDUM

10-Jun-2014

| Orderable Device | Status | Package Type | _ | Pins | Package | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|---------|----------------------------|------------------|---------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| TPS54356PWPR | ACTIVE | HTSSOP | PWP | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | PS54356 | Samples |
| TPS54356PWPRG4 | ACTIVE | HTSSOP | PWP | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | PS54356 | Samples |
| TPS54357PWP | ACTIVE | HTSSOP | PWP | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | PS54357 | Samples |
| TPS54357PWPG4 | ACTIVE | HTSSOP | PWP | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | PS54357 | Samples |
| TPS54357PWPR | ACTIVE | HTSSOP | PWP | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | PS54357 | Samples |
| TPS54357PWPRG4 | ACTIVE | HTSSOP | PWP | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | PS54357 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

10-Jun-2014

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS54354, TPS54356:

Enhanced Product: TPS54354-EP, TPS54356-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 13-Feb-2016

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPS54352PWPR | HTSSOP | PWP | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| TPS54353PWPR | HTSSOP | PWP | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| TPS54354PWPR | HTSSOP | PWP | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| TPS54355PWPR | HTSSOP | PWP | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| TPS54356PWPR | HTSSOP | PWP | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| TPS54357PWPR | HTSSOP | PWP | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |

www.ti.com 13-Feb-2016



*All dimensions are nominal

| All difficultions are florifinal | | | | | | | |
|----------------------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| TPS54352PWPR | HTSSOP | PWP | 16 | 2000 | 367.0 | 367.0 | 38.0 |
| TPS54353PWPR | HTSSOP | PWP | 16 | 2000 | 367.0 | 367.0 | 38.0 |
| TPS54354PWPR | HTSSOP | PWP | 16 | 2000 | 367.0 | 367.0 | 38.0 |
| TPS54355PWPR | HTSSOP | PWP | 16 | 2000 | 367.0 | 367.0 | 38.0 |
| TPS54356PWPR | HTSSOP | PWP | 16 | 2000 | 367.0 | 367.0 | 38.0 |
| TPS54357PWPR | HTSSOP | PWP | 16 | 2000 | 367.0 | 367.0 | 38.0 |

PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PWP (R-PDSO-G16)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.

 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




PWP (R-PDSO-G16) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPADTM package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-6/AO 01/16

NOTE: A. All linear dimensions are in millimeters


🛕 Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



PWP (R-PDSO-G16)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

 Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PWP (R-PDSO-G16)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.

 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




PWP (R-PDSO-G16) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPADTM package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-45/AO 01/16

NOTE: A. All linear dimensions are in millimeters

🛕 Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.