











TPS54678



SLVSBF3A -JUNE 2012-REVISED NOVEMBER 2015

2.95-V to 6-V Input, 6-A Output, 2-MHz, Synchronous Step-Down SWIFT[™] Switcher

Features

- Two 12-mΩ (Typical) MOSFETs for High-Efficiency 6-A Continuous Output Current
- 200-kHz to 2-MHz Switching Frequency
- 0.6-V ±1% Voltage Reference Over Temperature (-40°C to 150°C)
- Synchronizes to External Clock
- Start-Up With Prebiased Voltage
- **Power Good Output**
- Adjustable Slow Start and Sequencing
- Cycle-by-Cycle Current Limit and Hiccup Current Protection
- Adjustable Input Voltage UVLO
- Thermally Enhanced 16-Pin 3-mm x 3-mm WQFN (RTE)

2 Applications

- Low-Voltage, High-Density Power Systems
- Point-of-Load Regulation for High-Performance DSPs, FPGAs, ASICs, and Microprocessors
- Broadband, Networking, and Optical
- Communications Infrastructure
- Gaming, DTV, and Set-Top Boxes

3 Description

TPS54678 device is a full-featured 6-V, 6-A, synchronous step-down current mode converter with two integrated MOSFETs.

TPS54678 enables small designs by integrating the MOSFETs, implementing current mode control to reduce external component count, reducing inductor size by enabling up to 2-MHz switching frequency, and minimizing the IC footprint with a small 3-mm x 3-mm thermally enhanced WQFN package.

TPS54678 provides accurate regulation for a variety of loads with an accurate ±1% voltage reference (V_{RFF}) over temperature.

Efficiency is maximized through the integrated 12-m Ω MOSFETs. Using the enable pin, shutdown supply current is reduced by disabling the device.

The output voltage start-up ramp is controlled by the soft-start pin that can also be configured for sequencing or tracking. Monotonic start-up is achieved with prebiased voltage. Undervoltage lockout can be increased by programming the threshold with a resistor divider on the enable pin. An open-drain power good signal indicates the output is within 93% to 105% of its nominal voltage.


Cycle-by-cycle current limit, hiccup overcurrent protection and thermal shutdown protect the device during an overcurrent condition.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) | | |
|-------------|-----------|-------------------|--|--|
| TPS54678 | WQFN (16) | 3.00 mm × 3.00 mm | | |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



Efficiency vs Output Current






Table of Contents

| 1 | Features 1 | 8 | Application and Implementation | 2 ⁻ |
|---|--------------------------------------|----|--------------------------------------|----------------|
| 2 | Applications 1 | | 8.1 Application Information | 2 [,] |
| 3 | Description 1 | | 8.2 Typical Application | 2 ² |
| 4 | Revision History2 | 9 | Power Supply Recommendations | 3 ² |
| 5 | Pin Configuration and Functions 3 | 10 | Layout | 3 [,] |
| 6 | Specifications4 | | 10.1 Layout Guidelines | 3 ⁻ |
| • | 6.1 Absolute Maximum Ratings 4 | | 10.2 Layout Example | 3 |
| | 6.2 ESD Ratings | | 10.3 Power Dissipation Estimate | 3 |
| | 6.3 Recommended Operating Conditions | 11 | Device and Documentation Support | 34 |
| | 6.4 Thermal Information | | 11.1 Device Support | 34 |
| | 6.5 Electrical Characteristics5 | | 11.2 Documentation Support | 34 |
| | 6.6 Typical Characteristics | | 11.3 Community Resources | 34 |
| 7 | Detailed Description 11 | | 11.4 Trademarks | 34 |
| | 7.1 Overview | | 11.5 Electrostatic Discharge Caution | 34 |
| | 7.2 Functional Block Diagram | | 11.6 Glossary | 34 |
| | 7.3 Feature Description | 12 | Mechanical, Packaging, and Orderable | 0 |
| | 7.4 Device Functional Modes | | Information | 34 |

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Original (June 2012) to Revision A

Page

- Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional
 Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device
 and Documentation Support section, and Mechanical, Packaging, and Orderable Information section



5 Pin Configuration and Functions



Pin Functions

| PII | N | I/O ⁽¹⁾ | DESCRIPTION | | | | | |
|------------|-----|--------------------|--|--|--|--|--|--|
| NAME | NO. | 1/0(-) | DESCRIPTION | | | | | |
| AGND | 5 | G | Analog ground should be electrically connected to GND close to the device. | | | | | |
| воот | 13 | I | A bootstrap capacitor is required between BOOT and PH. If the voltage on this capacitor is below the minimum required by the BOOT UVLO, the output is forced to switch off until the capacitor is refreshed. | | | | | |
| COMP | 7 | 0 | Error amplifier output, and input to the output switch current comparator. Connect frequency compensation components to this pin. | | | | | |
| EN | 15 | 1 | Enable pin, internal pullup current source. Pull below 1.2 V to disable. Float to enable. Can be used to set the on and off threshold (adjust UVLO) with two additional resistors. | | | | | |
| GND | 3 | G | Downer ground. This pip should be electrically connected directly to the thormal and under the device | | | | | |
| GND | 4 | G | Power ground. This pin should be electrically connected directly to the thermal pad under the device. | | | | | |
| | 10 | | | | | | | |
| PH | 11 | 0 | The source of the internal high-side power MOSFET, and drain of the internal low-side (synchronous) rectifier MOSFET. | | | | | |
| | 12 | | <u> </u> | | | | | |
| PWRGD | 14 | 0 | An open-drain output asserts low if output voltage is low due to thermal shutdown, overvoltage, undervoltage, or EN shut down. | | | | | |
| RT/CLK | 8 | I/O | Resistor Timing or External Clock input pin | | | | | |
| SS/TR | 9 | I/O | Slow-start and Tracking. An external capacitor connected to this pin sets the output voltage rise time. This pin can also be used for tracking. | | | | | |
| | 1 | | | | | | | |
| VIN | 2 | 1 | Input supply voltage, 2.95 V to 6 V | | | | | |
| | 16 | | | | | | | |
| VSENSE | 6 | I | Inverting node of the transconductance (gm) error amplifier | | | | | |
| Thermal Pa | d | _ | GND pin should be connected to the exposed thermal pad for proper operation. This thermal pad should be connected to any internal PCB ground plane using multiple vias for good thermal performance. | | | | | |

(1) I = Input, O = Output, G = Ground



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

| | | MIN | MAX | UNIT |
|----------------------|---------------------|-------|-----|----------|
| | VIN, EN | -0.3 | 7 | |
| Input voltage | RT/CLK, PWRGD | -0.3 | 6 | V |
| | COMP, SS/TR, VSENSE | -0.3 | 3 | |
| • | BOOT-PH | | 7 | |
| | PH | | 7 | V |
| Output voltage | PH (20 ns transent) | -2 | 10 | v |
| | PH (5 ns transient) | -4 12 | | |
| Source current | EN, RT/CLK | | 100 | μΑ |
| Cial aumant | COMP, SS | | 100 | μΑ |
| Sink current | PWRGD | | 10 | mA |
| Operating junction t | -40 | 150 | °C | |
| Storage temperature | e, T _{stg} | -65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|---------------|---|-------|------|
| V _(ESD) | Electrostatic | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ | ±2000 | V |
| | discharge | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2) | ±500 | V |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | MAX | TINU |
|----------|--------------------------------|-----|-----|------|
| V_{IN} | Input voltage | 3 | 6 | V |
| T_J | Operating junction temperature | -40 | 150 | ô |

6.4 Thermal Information⁽¹⁾

| | | TPS54678 | |
|------------------------|--|------------|------|
| | THERMAL METRIC ⁽²⁾ | RTE (WQFN) | UNIT |
| | | 16 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 43.4 | °C/W |
| R ₀ JC(top) | Junction-to-case (top) thermal resistance | 44.2 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 14.6 | °C/W |
| ΨЈТ | Junction-to-top characterization parameter | 0.6 | °C/W |
| ΨЈВ | Junction-to-board characterization parameter | 14.5 | °C/W |
| R _{0JC(bot)} | Junction-to-case (bottom) thermal resistance | 4.1 | °C/W |

⁽¹⁾ Unless otherwise specified, metrics listed in this table refer to JEDEC high-K board measurements

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



6.5 Electrical Characteristics

 $T_J = -40$ °C to +150°C, VIN = 2.95 to 6 V (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|--|-------|-------|-------|--------|
| SUPPLY VOLTAGE (VIN PIN) | | | | | |
| Operating input voltage | | 2.95 | | 6 | V |
| Shutdown supply current | EN = 0 V, 25°C, 2.95 V ≤ VIN ≤ 6 V | | 1 | 3 | μΑ |
| Operating non-switching supply current | VSENSE = 0.6 V, VIN = 5 V, 25°C, f _{SW} = 500 kHz | | 570 | 800 | μΑ |
| ENABLE AND UVLO (EN PIN) | | | | | |
| Enable threshold | Rising | | 1.3 | | V |
| Enable threshold | Falling | | 1.18 | | V |
| Input current | Enable threshold + 50 mV | | -3.5 | | μΑ |
| Input current | Enable threshold – 50 mV | | -0.70 | | μΑ |
| VOLTAGE REFERENCE | | | | | |
| Voltage reference | 2.95 V ≤ VIN ≤ 6 V, -40°C < T _J < 150°C | 0.594 | 0.600 | 0.606 | V |
| MOSFET | | | | • | |
| High-side switch resistance | BOOT-PH = 5 V | | 12 | 25 | |
| High-side switch resistance | BOOT-PH = 2.95 V | | 17 | 33 | mΩ |
| Low-side switch resistance | BOOT-PH = 5 V | | 12 | 25 | |
| Low-side switch resistance | BOOT-PH = 2.95 V | | 17 | 33 | mΩ |
| ERROR AMPLIFIER | | | | | |
| Input current | | | 7 | | nA |
| Error amplifier transconductance (gm) | $-2 \mu A < I_{(COMP)} < 2 \mu A V_{(COMP)} = 1 V$ | | 245 | | umhos |
| Error amplifier transconductance (gm) during slow-start | $-2 \mu A < I_{(COMP)} < 2 \mu A V_{(COMP)} = 1 V, V_{(VSENSE)} = 0.4 V$ | | 80 | | umhos |
| Error amplifier source and sink | V _(COMP) = 1 V 100-mV Overdrive | | ±20 | | μA |
| COMP to I _{switch} gm | (66) | | 20 | | A/V |
| CURRENT LIMIT | | | | | |
| Current limit threshold | Fs = 500 KHz | 9.5 | 10.5 | 11.5 | Α |
| Cycles before entering hiccup during overcurrent | | | 512 | | cycles |
| Hiccup cycles | | | 16384 | | cycles |
| Low-side sourcing current threshold | | 7 | 8.5 | 10.5 | Α |
| Low-side FET reverse current protection | | | 4 | | А |
| THERMAL SHUTDOWN | | | | | |
| Thermal shutdown | | | 170 | | °C |
| Hysteresis | | | 15 | | °C |
| TIMING RESISTOR AND EXTERNAL (| CLOCK (RT/CLK PIN) | | | • | |
| Switching frequency range using RT mode | | 200 | | 2000 | kHz |
| Switching frequency | $R_t = 82.5 \text{ k}\Omega$ | 400 | 500 | 600 | kHz |
| Switching frequency range using CLK mode | | 300 | | 2000 | kHz |
| Minimum CLK pulse width | | | 75 | | ns |
| RT/CLK voltage | $R_{(RT/CLK)} = 82.5 \text{ k}\Omega$ | | 0.5 | | V |
| RT/CLK high threshold | | | 1.6 | 2.2 | V |
| RT/CLK low threshold | | 0.4 | 0.6 | | V |
| RT/CLK falling edge to PH rising edge delay | Measure at 500 kHz with RT resistor in series | | 55 | | ns |
| PLL lock in time | Measure at 500 kHz | | 40 | | μs |




Electrical Characteristics (continued)

 $T_J = -40$ °C to +150°C, VIN = 2.95 to 6 V (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN TYP | MAX | UNIT | | | |
|---|--|---------|-----|--------------------|--|--|--|
| PH (PH PIN) | | | | | | | |
| Minimum ON time | Measured at 50% points on PH. I _{OUT} = 3 A | 85 | 110 | ns | | | |
| Minimum ON-time | Measured at 50% points on PH. I _{OUT} = 0 A | 100 | | ns | | | |
| Minimum OFF-time | Prior to skipping off pulses, BOOT-PH = 3 V, I _{OUT} = 3 A | | | | | | |
| Rise and fall dV/dT | BOOT-PH = 3 V; I _O = 6 A | 1.5 | | V/ns | | | |
| BOOT (BOOT PIN) | | | | | | | |
| Charging resistor | VIN = 6 V, BOOT-PH = 6 V | 7 | | Ω | | | |
| BOOT-PH UVLO | VIN = 3.3 V | 2.2 | | V | | | |
| SLOW START AND TRACKING (SS/T | R PIN) | | | | | | |
| Charge current | V _(SS/TR) < 0.15 V | 47 | | | | | |
| Charge current | V _(SS/TR) > 0.15 V | 2.2 | | μΑ | | | |
| SS/TR to VSENSE matching | V _{IN} = 3.3 V | 60 | | mV | | | |
| SS/TR to reference crossover | 98% nominal | 0.8 | | V | | | |
| SS/TR discharge voltage (overload) | VSENSE = 0 V | 4.5 | | mV | | | |
| SS/TR discharge to current (overload) | VSENSE = 0 V; V _(SS/TR) = 4 V | 95 | | μΑ | | | |
| SS/TR discharge current (UVLO, EN, thermal fault) | V _{IN} = 3 V; V _(SS/TR) = 4 V | 925 | | μΑ | | | |
| POWER GOOD (PWRGD PIN) | | | | | | | |
| | VSENSE falling (Fault) | 91 | | $\% V_{REF}$ | | | |
| VCENCE threehold | VSENSE rising (Good) | 93 | | $\% V_{REF}$ | | | |
| VSENSE threshold | VSENSE rising (Fault) | 105 | | % V _{REF} | | | |
| | VSENSE falling (Good) | 103 | | % V _{REF} | | | |
| Output high leakage | VSENSE = V _{REF} , V _(PWRGD) = 5.5 V | 2 | | nA | | | |
| ON-Resistance | V _{IN} = 5 V 65 1 | | 120 | Ω | | | |
| Output low | $I_{(PWRGD)} = 2.5 \text{ mA}$ | 0.2 | 0.3 | V | | | |
| Minimum VIN for valid output | V _(PWRGD) < 0.5 V at 100 μA | 1.2 | 1.5 | V | | | |



6.6 Typical Characteristics




Copyright © 2012–2015, Texas Instruments Incorporated

Submit Documentation Feedback


TEXAS INSTRUMENTS

Typical Characteristics (continued)





Typical Characteristics (continued)




Copyright © 2012–2015, Texas Instruments Incorporated

Submit Documentation Feedback



Typical Characteristics (continued)





7 Detailed Description

7.1 Overview

The TPS54678 is a 6-V, 6-A, synchronous step-down (buck) converter with two integrated N-channel MOSFETs. To improve the performance during line and load transients the device implements a constant frequency, peak current mode control which reduces output capacitance and simplifies external frequency compensation design. The wide switching frequency range of 200 kHz to 2000 kHz allows for efficiency and size optimization when selecting the output filter components. The switching frequency is adjusted using a resistor to ground on the RT/CLK pin. The device has an internal phase lock loop (PLL) on the RT/CLK pin that is used to synchronize the power switch turn on to a falling edge of an external system clock.

The TPS54678 has a typical default start-up voltage of 2.4 V. The EN pin has an internal pullup current source that can be used to adjust the input voltage undervoltage lockout (UVLO) with two external resistors. In addition, the pullup current provides a default condition when the EN pin is floating for the device to operate. The total operating current for the TPS54678 is typically 570 μ A when not switching and under no load. When the device is disabled, the supply current is less than 3 μ A.

The integrated $12\text{-m}\Omega$ MOSFETs allow for high-efficiency power supply designs with continuous output currents up to 6 amperes. The TPS54678 reduces the external component count by integrating the boot recharge diode. The bias voltage for the integrated high-side MOSFET is supplied by a capacitor between the BOOT and PH pins. The boot capacitor voltage is monitored by an UVLO circuit and turns off the high-side MOSFET when the voltage falls below a preset threshold. This BOOT circuit allows the TPS54678 to operate approaching 100%. The output voltage can be stepped down to as low as the 0.60-V reference.

TPS54678 features monotonic start-up under prebias conditions. The low-side FET turns on for a short time period every cycle before the output voltage reaches the prebiased voltage. This ensures the boot cap has enough charge to turn on the top FET when the output voltage reaches the prebiased voltage.

The TPS54678 has a power good comparator (PWRGD) with 2% hysteresis.


The TPS54678 minimizes excessive output overvoltage transients by taking advantage of the overvoltage power good comparator. When the regulated output voltage is greater than 105% of the nominal voltage, the overvoltage comparator is activated, and the high-side MOSFET is turned off and masked from turning on until the output voltage is lower than 103%.

The SS/TR (slow-start or tracking) pin is used to minimize inrush currents or provide power supply sequencing during power up. A small value capacitor should be coupled to the pin for slow-start. The SS/TR pin is discharged before the output power up to ensure a repeatable restart after an overtemperature fault, UVLO fault or disabled condition. To optimize the output startup waveform, two levels of SS current are implemented.

To reduce the power dissipation of TPS54678 during overcurrent event, the hiccup protection is implemented beyond the cycle-by-cycle protection.



7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Fixed Frequency PWM Control

The TPS54678 uses a settable fixed frequency, peak current mode control. The output voltage is compared through external resistors on the VSENSE pin to an internal voltage reference by an error amplifier which drives the COMP pin. An internal oscillator initiates the turn on of the high-side power switch. The error amplifier output is compared to the high-side power switch current. When the power switch current reaches the COMP voltage level the high-side power switch is turned off and the low-side power switch is turned on. The COMP pin voltage will increase and decrease as the output current increases and decreases. The device implements a current limit by clamping the COMP pin voltage to a maximum level and implements a sleep mode with a minimum clamp.

7.3.2 Slope Compensation and Output Current

The TPS54678 adds a compensating ramp to the switch current signal. This slope compensation prevents sub-harmonic oscillations. The available peak inductor current maintains constant over the full duty cycle range.

7.3.3 Bootstrap Voltage (Boot) and Low Dropout Operation

The TPS54678 has an integrated boot regulator and requires a small ceramic capacitor between the BOOT and PH pin to provide the gate drive voltage for the high-side MOSFET. The value of the ceramic capacitor should be 0.1 μ F. A ceramic capacitor with an X7R or X5R grade dielectric is recommended because of the stable characteristics over temperature and voltage.

To improve dropout, the TPS54678 is designed to operate at 100% duty cycle as long as the BOOT to PH pin voltage is greater than 2.2 V. The high-side MOSFET is turned off using an UVLO circuit, allowing for the low-side MOSFET to conduct, when the voltage from BOOT to PH drops below 2.2 V. Because the supply current sourced from the BOOT pin is low, the high-side MOSFET can remain on for more switching cycles than are required to refresh the capacitor, thus the effective duty of the switching regulator is high.



7.3.4 Error Amplifier

The TPS54678 has a transconductance amplifier for the error amplifier. The error amplifier compares the VSENSE voltage to the lower of the SS/TR pin voltage or the internal 0.6-V voltage reference. The transconductance of the error amplifier is 245 μ A/V during normal operation. During the slow-start operation, the transconductance is a fraction of the normal operating gm. The frequency compensation components are added to the COMP pin to ground.

7.3.5 Voltage Reference

The voltage reference system produces a precise ±1% voltage reference over temperature by scaling the output of a temperature stable bandgap circuit. During production, the bandgap and scaling circuits are trimmed to produce 0.6 V at the amplifier output.

7.3.6 Adjusting the Output Voltage

The output voltage is set with a resistor divider from the output node to the VSENSE pin. TI recommends using 1% tolerance or better divider resistors. Start with a $20-k\Omega$ resistor for R1 and use Equation 1 to calculate R2. To improve efficiency at light loads, consider using larger value resistors. If the values are too high, the regulator will be more susceptible to noise and voltage errors from the VSENSE input current will be noticeable.

$$R2 = R1 \times \left(\frac{0.6 \text{ V}}{\text{V}_{\text{O}} - 0.6 \text{ V}}\right)$$

$$V_{\text{OUT}}$$

$$R1$$

$$V_{\text{SENSE}}$$

Figure 21. Voltage Divider Circuit

7.3.7 Enable and Adjusting Undervoltage Lockout

The EN pin provides electrical on and off control of the device. Once the EN pin voltage exceeds the threshold voltage, the device starts operation. If the EN pin voltage is pulled below the threshold voltage, the regulator stops switching and enters low Iq state. If an application requires controlling the EN pin, use open drain or open collector output logic to interface with the pin.

For input undervoltage lockout (UVLO), use the EN pin as shown in Figure 22 to set up the UVLO by using the two external resistors. Once the EN pin voltage exceeds 1.3 V, an additional 2.8 µA of hysteresis is added. This additional current facilitates input voltage hysteresis. Use Equation 2 to set the external hysteresis for the input voltage. Use Equation 3 to set the input startup voltage. TI recommends that the minimum input shutdown voltage be set at 2.45 V or higher to ensure proper operation before shutdown.






Figure 22. Set Up Input Undervoltage Lockout.

R1 =
$$\frac{V_{START}(\frac{V_{EN_FALLING}}{V_{EN_RISING}}) - V_{STOP}}{I_{p}(1 - \frac{V_{EN_FALLING}}{V_{EN_RISING}}) + I_{h}}$$
R2 =
$$\frac{R1 \times V_{EN_FALLING}}{V_{STOP} - V_{EN_FALLING} + R1 \times (I_{p} + I_{h})}$$
(2)

where

- R₁ and R₂ are in Ω
- $I_h = 2.8 \, \mu A$
- $I_p = 0.7 \, \mu A$
- V_{EN_RISING} = 1.3 V
- $V_{EN_FALLING} = 1.18 \text{ V}$ (3)

7.3.8 Soft-Start Pin

TPS54678 effectively uses the lower voltage of the internal voltage reference or the SS/TR pin voltage as the reference voltage of the power supply and regulates the output accordingly. A capacitor on the SS/TR pin to ground will implement a slow-start time. The TPS54678 has an internal pullup current source of 47 μ A when $V_{(SS/TR)}$ is less than 0.15 V and 2.2 μ A when $V_{(SS/TR)}$ is higher than 0.15 V. The I_{SS} charges the external slow-start capacitor. The equation for the slow-start time is shown in Equation 4 considering the fact the first 47 μ A charges the SS to 0.15 V. The 2.2 μ A then charges the SS from 0.15 V to about 0.8 V for the handoff of the SS voltage to reference voltage.

$$Css(nF) = 3 \times Tss(mS)$$
(4)

If during normal operation, the VIN UVLO is exceeded, EN pin pulled below 1.2 V, or a thermal shutdown event occurs, the TPS54678 will stop switching and the SS/TR must be discharged to about 60 mV before reinitiating a powering-up sequence.

The VSENSE voltage will follow the SS/TR pin voltage up to 90% of the internal voltage reference. When the SS/TR voltage is greater than 90% of the internal voltage, the effective system reference voltage will transit from the SS/TR voltage to the internal voltage reference.



7.3.9 Sequencing

Many of the common power supply sequencing methods can be implemented using the SS/TR, EN and PWRGD pins. The sequential method can be implemented using an open-drain or collector output of a power on reset pin of another device. The sequential method is shown in Figure 23. The power good is coupled to the EN pin on the TPS54678, which will enable the second power supply once the primary supply reaches regulation.




Figure 23. Sequential Start-Up Sequence

7.3.10 Constant Switching Frequency and Timing Resistor (RT/CLK Pin)

The switching frequency of the TPS54678 is adjustable over a wide range from approximately 200 kHz to 2000 kHz by placing a maximum of 210 k Ω and minimum of 18 k Ω , respectively, on the RT/CLK pin. The RT/CLK is typically 0.5 V. To determine the timing resistance for a given switching frequency, use the curve in Figure 24. To reduce the solution size one would typically set the switching frequency as high as possible, but tradeoffs of the supply efficiency, maximum input voltage and minimum controllable on time should be considered.

The minimum controllable on time is typically 85 ns at 3-A current load and 100 ns at no load, and will limit the maximum operating input voltage or output voltage.

$$R_{T}(k\Omega) = \frac{56183}{\left[F_{SW}(KHz)\right]^{1.052}}$$

$$\frac{1800}{1600}$$

$$\frac{R}{Y} = \frac{1400}{1400}$$

$$\frac{R}{W} = \frac{1400}{1400}$$

$$\frac{R$$

Figure 24. Switching Frequency vs RT Set Resistor



7.3.11 Overcurrent Protection

The TPS54678 implements current mode control which uses the COMP pin voltage to turn off the high-side MOSFET and turn on the low-side MOSFET on a cycle-by-cycle basis. Each cycle the switch current and the COMP pin voltage are compared, when the peak switch current intersects the COMP voltage the high-side switch is turned off.

7.3.11.1 High-Side Overcurrent Protection

During overcurrent conditions that pull the output voltage low, the error amplifier will respond by driving the COMP pin high, increasing the switch current. The error amplifier output is clamped internally. This clamp functions as a high-side switch current limit. When the high-side switch current limit occurs consecutively for 512 CLK cycles, the converter enters hiccup mode in which no switching action happens for about 16000 cycles. This helps to reduce the power consumption during an overcurrent event.

7.3.11.2 Low-Side Overcurrent Protection

The conduction current of the low-side MOSFET is also monitored by TPS54678. During normal operation, the low-side sources current into the load. When the sourcing current reaches the internally set low-side sourcing (forward) current limit, the high-side is not turned on and skipped during the next clock cycle. Under this condition, the low-side is kept on until the sourcing current becomes less than the internally set current limit and then the high-side is turned on at the beginning of the following clock cycle. This ensures protection under an output short condition; thereby, preventing current run-away.

The low-side can also sink current from the load. If the low-side sinking (reverse) current limit is exceeded, the low-side is turned off immediately for the rest of the clock cycle. Under this condition, both the high-side and low-side are off until the start of the next cycle.

7.3.12 Safe Start-Up into Prebiased Outputs

The TPS54678 allows monotonic start-up into prebiased output. The low-side FET turns on for a short time period every cycle before the output voltage reaches the prebiased voltage. This ensures the boot cap has enough charge to turn on the top FET when the output voltage reaches the prebiased voltage.

The TPS54678 also implements low-side current protection by detecting the voltage over the low-side MOSFET. When the converter sinks current through the low side FET and if the current exceeds 4 A, the control circuit turns the low-side FET off. Due to the implemented prebias function, the low-side FET reverse current protection should not be reached, but it provides another layer of protection.

7.3.13 Synchronize Using the RT/CLK Pin

The RT/CLK pin is used to synchronize the converter to an external system clock. See Figure 25. To implement the synchronization feature in a system connect a square wave to the RT/CLK pin with on time at least 75 ns. The square wave amplitude at this pin must transition lower than 0.6 V and higher than 1.6 V. The synchronization frequency range is 300 kHz to 2000 kHz. The rising edge of the PH will be synchronized to the falling edge of RT/CLK pin.






Figure 25. Synchronizing to a System Clock

7.3.14 Power Good (PWRGD Pin)

The PWRGD pin is an open-drain output and pulls the PWRGD pin low when the VSENSE voltage is less than 91% or greater than 105% of the nominal internal reference voltage.

There is a 2% hysteresis, so once the VSENSE pin is within 93% to 103% of the internal voltage reference the PWRGD pin is de-asserted and the pin floats. TI recommends to use a pullup resistor between the values of 1 k Ω and 100 k Ω to a voltage source that is 5.5 V or less. The PWRGD is in a valid state once the VIN input voltage is greater than 1.2 V.

7.3.15 Overvoltage Transient Protection

The TPS54678 incorporates an overvoltage transient protection (OVTP) circuit to minimize voltage overshoot when recovering from output fault conditions or strong unload transients. The OVTP feature minimizes the output overshoot by implementing a circuit to compare the VSENSE pin voltage to OVTP threshold which is 105% of the internal voltage reference. If the VSENSE pin voltage is greater than the OVTP threshold, the high-side MOSFET is disabled preventing current from flowing to the output and minimizing output overshoot. When the VSENSE voltage drops lower than the OVTP threshold the high-side MOSFET is allowed to turn on the next clock cycle.

7.3.16 Thermal Shutdown

The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 170°C. The thermal shutdown forces the device to stop switching when the junction temperature exceeds thermal trip threshold. When the die temperature decreases below 155°C, the device reinitiates the power-up sequence by discharging the SS/TR pin to about 60 mV. The thermal shutdown hysteresis is 15°C.

7.4 Device Functional Modes

7.4.1 Small Signal Model for Loop Response

The Figure 26 shows an equivalent model for the TPS54678 control loop that can be modeled in a circuit simulation program to check frequency response and dynamic load response. The error amplifier is a transconductance amplifier with a gm of 245 μ A/V. The error amplifier can be modeled using an ideal voltage controlled current source. The resistor R_O and capacitor C_O model the open loop gain and frequency response of the amplifier.



Device Functional Modes (continued)




Figure 26. Small Signal Model for Loop Response

7.4.2 Simple Small Signal Model for Peak Current Mode Control

Figure 26 is a simple small signal model that can be used to understand how to design the frequency compensation. The TPS54678 power stage can be approximated to a voltage controlled current source (duty cycle modulator) supplying current to the output capacitor and load resistor. The control to output transfer function is shown in Equation 6 and consists of a DC gain, one dominant pole and one ESR zero. The quotient of the change in switch current and the change in COMP pin voltage (node c in Figure 26) is the power stage transconductance. The gm for the TPS54678 is 20 A/V. The low-frequency gain of the power stage frequency response is the product of the transconductance and the load resistance as shown in Equation 7. As the load current increases and decreases, the low-frequency gain decreases and increases, respectively. This variation with load may seem problematic at first glance, but fortunately the dominant pole moves with load current (see Equation 8). The combined effect is highlighted by the dashed line in Figure 28. As the load current decreases, the gain increases and the pole frequency lowers, keeping the 0-dB crossover frequency the same for the varying load conditions, which makes it easier to design the frequency compensation.




Figure 27. Small Signal Model For Peak Current Mode Control



Device Functional Modes (continued)




Figure 28. Frequency Response Model for Peak Current Mode Control

$$\frac{V_{O}}{V_{C}} = Adc \times \frac{\left(1 + \frac{s}{2\pi \times fz}\right)}{\left(1 + \frac{s}{2\pi \times fp}\right)}$$
(6)

$$Adc = gm_{ps} \times R_{L}$$
 (7)

$$fp = \frac{1}{C_{OUT} \times R_{L} \times 2\pi}$$
(8)

$$fz = \frac{1}{C_{OUT} \times R_{ESR} \times 2\pi}$$
 (9)

7.4.3 Small Signal Model for Frequency Compensation

The TPS54678 uses a transconductance amplifier for the error amplifier and readily supports two of the commonly used frequency compensation circuits. The compensation circuits are shown in Figure 29. The Type 2 circuits are normally implemented in high-bandwidth power supply designs using low ESR output capacitors. In Type 2A, one additional high-frequency pole is added to attenuate high-frequency noise.

(10)



Device Functional Modes (continued)




Figure 29. Types of Frequency Compensation

The design guidelines for TPS54678 loop compensation are as follows:

- 1. Set up crossover frequency fc.
- 2. R3 can be determined by Equation 10:

$$R3 \; = \; \frac{2\pi \; \times \; fc \; \times \; V_O \; \times \; C_{OUT}}{gm_{ea} \; \times \; V_{REF} \; \times \; gm_{ps}} \label{eq:R3}$$

where

- gm_{ea} is the GM amplifier gain,
- gm_{PS} is the power stage gain (20 A/V).

 $fp = \frac{1}{C_{OUT} \times R_L \times 2\pi}$ C1 can be determined by

3. Place a compensation zero at the dominant pole Equation 11:

$$C1 = \frac{R_L \times C_{OUT}}{R3}$$
 (11)

4. C2 is optional. It can be used to cancel the zero from ESR of the Co in Equation 12:

$$C2 = \frac{R_{ESR} \times C_{OUT}}{R3}$$
 (12)

Product Folder Links: TPS54678

20



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

This example details the design of a high-frequency switching regulator design using ceramic output capacitors. This design is available as the TPS54678EVM-155 (PWR155) evaluation module (EVM).

8.2 Typical Application

This section details a high-frequency, 1.2-V output power supply design application with adjusted UVLO.




Figure 30. Typical Application Schematic, TPS54678

8.2.1 Design Requirements

Table 1 lists the design parameters of the TPS54678.

Table 1. Design Parameters

| | PARAMETER | NOTES AND CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------------|------------------------|----------------------|-----|-----|-----|-------------------|
| V _{IN} | Input voltage | Operating | 3 | 5 | 6 | V |
| V _{OUT} | Output voltage | | | 1.2 | | V |
| ΔV_{OUT} | Transient response | 3-A load step | | 5% | | |
| I _{OUT(max)} | Maximum output current | | | | 6 | Α |
| V _{OUT(ripple)} | Output voltage ripple | | | | 30 | mV _{P-P} |
| f _{SW} | Switching frequency | | | 500 | | kHz |



8.2.2 Detailed Design Procedure

8.2.2.1 Step One: Select the Switching Frequency

The first step is to decide on a switching frequency for the regulator. Typically, it is desirable to choose the highest switching frequency possible since this produces the smallest component solution size. The high switching frequency allows for lower value inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. However, the higher switching frequency causes extra switching losses, which degrade the performance of the converter. This SWIFTTM converter is capable of running from 200 kHz to 2 MHz. Unless a small solution size is the top priority, a moderate switching frequency of 500 kHz is selected to achieve both a small solution size and high-efficiency operation. Using Equation 13, R_T is calculated to be 81.34 k Ω . A standard 1% 82.5-k Ω value was chosen for the design.

$$R_{T}(k\Omega) = \frac{56183}{(F_{SW})^{1.052}} = \frac{56183}{(500)^{1.052}} = 81.34 \text{ k}\Omega$$

where

• R_T is in $k\Omega$

8.2.2.2 Step Two: Select the Output Inductor

The inductor selected works for the entire TPS54678 input voltage range. To calculate the value of the output inductor, use Equation 14. K_{IND} is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor. Therefore, choosing high-inductor ripple currents impacts the selection of the output capacitor because the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer, however K_{IND} is usually chosen between 0.1 to 0.3 for the majority of applications.

For this design example, a value of $K_{IND} = 0.3$ was used at 6 V_{IN} and 6 A_{OUT} , and the inductor value is calculated to be 1.06 μ H. For this design, the nearest standard value of 1.2 μ H was chosen. For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The RMS and peak inductor current can be found from Equation 16 and Equation 17.

For this design, the RMS inductor current is 6.02 A and the peak inductor current is 6.8 A. The chosen inductor is a Coilcraft XAL5030-122ME. It has a saturation current rating 0f 11.8 A (20% inductance loss) and a RMS current rating of 8.7 A (20°C temperature rise). The series resistance is 6.78 m Ω typical.

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

$$L1 = \frac{V_{IN_MAX} - V_{OUT}}{I_o \times K_{IND}} \times \frac{V_{OUT}}{V_{IN_MAX} \times F_{SW}}$$
(14)

$$I_{RIPPLE} = \frac{V_{IN_MAX} - V_{OUT}}{L1} \times \frac{V_{OUT}}{V_{IN_MAX} \times F_{SW}}$$
(15)

$$I_{IND_RMS} = \sqrt{I_o^2 + \frac{1}{12} \times \left(\frac{V_{OUT} \times \left(V_{IN_MAX} - V_{OUT}\right)}{V_{IN_MAX} \times L1 \times F_{SW}}\right)^2}$$
(16)

$$I_{\text{IND_peak}} = I_{\text{o}} + \frac{I_{\text{RIPPLE}}}{2} \tag{17}$$



8.2.2.3 Step Three: Choose the Output Capacitor

There are three primary considerations for selecting the value of the output capacitor. Along with the inductor, the output capacitor determines the output voltage ripple, and also how the regulator responds to a large change in load current. The output capacitance needs to be selected based on the more stringent of these two criteria.

The desired response to a large change in the load current is the first criteria. The output capacitor needs to supply the load with current when the regulator can not due to limited control speed. The regulator is temporarily not able to supply sufficient change in output current if there is a large, fast increase or decrease in the current needs of the load such as transitioning from no load to full load. The regulator usually needs two or more clock cycles for the control loop to see the change in load current and output voltage and adjust the duty cycle to react to the change. The output capacitor must be sized to supply the extra current to the load until the control loop responds to the load change, or conversely, absorb the excess current from the inductor. Because the output voltage is less than half the input voltage, the worst-case deviation in output voltage occurs when the load has an extremely rapid reduction in current, or a load dump. The desired specification is a 50% or 3-A load step, and a resulting voltage deviation of no more than 5%, or 60mV. When a load dump occurs, the excess stored current in the inductor will tend to charge the output capacitors, and the best the converter can achieve to limit the increase in output voltage is to fold back the duty cycle to zero. Under these circumstances, the amount of rise in output voltage is defined by the energy from the choke being fully absorbed by the capacitor bank. Equation 18 through Equation 20 can be used to calculate the required capacitor bank value.

For this example, the transient load response is specified as a 5% change in Vout for a 50% load step from 3 A to 0 A. So, $\Delta I_{OUT} = 3$ A and $\Delta V_{OUT} = 0.05 \times 1.2 = 0.06$ V. Using these numbers gives a minimum capacitance of 73.2 μ F. This calculation does not take the ESR of the output capacitor into account in the output voltage change, and it does not account for latency in control loop speed. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation.

Energy_{IND} =
$$0.5 \times L \times I^2 = 0.5 \times 1.2 \mu \times 3^2 = 5.4 \mu$$
 Joule (18)

$$Energy_{CAPInitial} = 0.5 \times C \times V^2 = 0.5 \times C \times 1.2^2$$

$$Energy_{CAPFinal} = 0.5 \times C \times 1.2^2 + Energy_{IND} = 0.5 \times C \times (1.2 + 0.06)^2$$
(19)

Solving for C:

$$C_{\text{Bank}} = \frac{5.4 \,\mu\text{J}}{\left(0.7938 - 0.72\right)} = 73.17 \,\mu\text{F} \tag{20}$$

This 73.17 μ F defines the minimum capacitance required to meet the transient spec; however, because the control loop speed is finite, more capacitance than this will be required to meet desired performance.

Equation 21 calculates the minimum output capacitance needed to meet the output voltage ripple specification. In this case, the maximum output voltage ripple is 60 mV. Under this requirement, Equation 21 yields 13.33 µF.

$$C_{Bank} = \frac{1}{(8 \times F_{SW})} \times \frac{1}{\frac{V_{RIPPLE}}{|b_{DIPPLE}}} = 13.33 \mu F$$

where

- F_{SW} is the switching frequency,
- V_{RIPPLE} is the maximum allowable output voltage ripple,
- and Iripple is the inductor ripple current.

Equation 22 calculates the maximum ESR for the capacitor bank to meet the output voltage ripple specification. Equation 22 indicates the ESR should be less than 37.5 m Ω . In this case, the ESR of the ceramic capacitor bank is less than 37.5 m Ω .

$$R_{ESR} < \frac{V_{RIPPLE}}{I_{RIPPLE}}$$
(22)

Additional capacitance de-ratings for aging, temperature and DC bias should be factored in which increases the minimum value calculated in Equation 20. For this example, five 47- μ F 10-V X5R ceramic capacitors with 3 m Ω of ESR are used. The estimated capacitance after derating is 5 × 47 μ F × 0.9 = 211.5 μ F.

Product Folder Links: TPS54678

(21)



8.2.2.4 Step Four: Select the Input Capacitor

The TPS54678 requires a high-quality ceramic, type X5R or X7R, input-decoupling capacitor of at least 10 µF of effective capacitance and in some applications a bulk capacitance. The effective capacitance includes any DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the TPS54678. The input ripple current can be calculated using Equation 23.

$$I_{RMS} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN_MIN}}} \times \frac{\left(V_{IN_MIN} - V_{OUT}\right)}{V_{IN_MIN}}$$
(23)

The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The output capacitor must also be selected with the DC bias taken into account. The capacitance value of a capacitor decreases as the DC bias across a capacitor increases.

For this example design, a ceramic capacitor with at least a 10-V voltage rating is required to support the maximum input voltage. For this example, three 47-µF and one 0.10-µF 10-V capacitors in parallel have been selected. In addition to these low ESR capacitors, an input bulk cap of 220-µF electrolytic is included so as to provide low source impedance at low frequencies for instances where the input voltage source is connected with a lossy feed.

The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using Equation 24. Using the design example values, $I_{OUT_MAX} = 6$ A, $C_{IN} = 141$ μF (neglecting the electrolytic due to high ESR), $F_{SW} = 500$ kHz, yields an input voltage ripple of 21.3 mV and an rms input ripple current of 2.94 A.

$$\Delta V_{IN} = \frac{I_{OUT_MAX} \times 0.25}{C_{IN} \times F_{SW}}$$
(24)

8.2.2.5 Step Five: Choose the Soft-Start Capacitor

The slow-start capacitor determines the minimum amount of time it takes for the output voltage to reach the nominal programmed value during power up. This is useful if a load requires a controlled voltage slew rate. This is also used if the output capacitance is very large and would require large amounts of current to quickly charge the capacitor to the output voltage level. The large currents necessary to charge the capacitor may cause the TPS54678 to trip OCP, or excessive current draw from the input power supply may cause the input voltage rail to sag. Limiting the output voltage slew rate mitigates both of these issues.

The slow-start capacitor value can be calculated using Equation 25. For the example circuit, the slow-start time is not critical because the output capacitor value is $5 \times 47 \,\mu\text{F}$ which does not require much current to charge to 1.2 V. The example circuit has the slow-start time set to an arbitrary value of 3.33 ms, which requires a 10-nF capacitor.

$$C_{SS} = 3 \times T_{SS} \tag{25}$$

8.2.2.6 Step Six: Select the Bootstrap Capacitor

A $0.1-\mu F$ ceramic capacitor must be connected between the BOOT and PH pins for proper operation. TI recommends to use a ceramic capacitor with X5R or better grade dielectric. The capacitor should have 10 V or higher voltage rating.

8.2.2.7 Step Eight: Select Output Voltage and Feedback Resistors

For the example design, $20 \text{ k}\Omega$ was selected for R10. Using Equation 26, R9 is calculated also as $20 \text{ k}\Omega$.

$$R_9 = R_{10} \times \left(\frac{V_{OUT}}{V_{REF}} - 1\right) \tag{26}$$

(27)



8.2.2.7.1 Output Voltage Limitations

Due to the internal design of the TPS54678, there is a minimum output voltage limit for any given input voltage. The output voltage can never be lower than the internal voltage reference of 0.6 V. Above 0.6 V, the output voltage may be limited by the minimum controllable ON-time. The minimum output voltage in this case is given by Equation 27.

$$V_{\text{OUT_MIN}} = t_{\text{ON_MIN}} \times F_{\text{SW_MAX}} \left(V_{\text{IN_MAX}} - I_{\text{OUT_MIN}} \times R_{\text{DS(ON)MIN}} \right) - I_{\text{OUT_MIN}} \times \left(R_{\text{L}} + R_{\text{DS(ON)MIN}} \right)$$

where

- V_{OUT MIN} = minimum achievable output voltage
- t_{ON MIN} = minimum controllable ON-time (100 ns typical, 120 ns no load)
- F_{SW MAX} = maximum switching frequency including tolerance
- V_{IN MAX} = maximum input voltage
- I_{OUT MIN} = minimum load current
- R_{DS(ON) MIN} = minimum high-side MOSFET ON-resistance (see *Electrical Characteristics*)
- R_I = series resistance of output inductor

There is also a maximum achievable output voltage which is limited by the minimum off time. The maximum output voltage is given by Equation 28.

$$\begin{aligned} V_{OUT_MAX} &= V_{IN} \times \left(1 - \frac{t_{OFF_MAX}}{Period}\right) - I_{OUT_MAX} \times \left(R_{DS(ON)MAX} + R_L\right) - \left(0.7 - I_{OUT_MAX} \times R_{DS(ON)MAX}\right) \\ &\times \left(\frac{t_{DEAD}}{Period}\right) \end{aligned}$$

where

- V_{OUT MAX} = maximum achievable output voltage
- V_{IN} = minimum input voltage
- t_{OFF_MAX} = maximum OFF-time (180 ns typical for adequate margin)
- Period = 1/Fs
- I_{OUT MAX} = maximum current
- R_{DS(ON) MAX} = maximum high-side MOSFET ON-resistance (see *Electrical Characteristics*)
- $R_1 = DCR$ of the inductor
- t_{DEAD} = dead time (40 ns) (28)

8.2.2.8 Step Nine: Select Loop Compensation Components

There are several possible methods to design closed-loop compensation for DC–DC converters. For the ideal current mode control, the design equations can be easily simplified. The power stage gain is constant at low frequencies, and rolls off at –20 dB/decade above the modulator pole frequency. The power stage phase is zero degrees at low frequencies and starts to fall one decade below the modulator pole frequency reaching a minimum of –90 degrees one decade above the modulator pole frequency. In this case the modulator pole is a simple pole shown in Equation 29.

$$F_{PMOD} = \frac{1}{2\pi C_{OUT} R_{LOAD}}$$
 (29)

For the TPS54678 most circuits will have relatively high amounts of slope compensation. As more slope compensation is applied, the power stage characteristics will deviate from the ideal approximations. The phase loss of the power stage will extend beyond –90 degrees and can approach –180 degrees, making compensation more difficult. The power stage transfer function can be solved but it is a tedious hand calculation that does not lend itself to simple approximations. It is easier to either simulate the circuit or to actually measure the plant transfer function so that a reliable compensation circuit can be designed. The latter technique used in this design procedure. The power stage plant was measured and is shown in Figure 31.




Figure 31. Measured Plant Bode

For this design, the desired crossover frequency Fc is 50 kHz. From the power stage gain and phase plot above, the gain at 50 kHz is -10.6 dB and the phase is -123.3 degrees. Because the plant phase loss is greater than -90 degrees, to achieve at least 60 degrees of phase margin, additional phase boost from a feedforward capacitor in parallel with the upper resistor of the voltage set point divider is required.

See the schematic in Figure 30. R3 sets the gain of the compensated error amplifier to be equal and opposite (in dB) to the power stage gain at Fc, so 10.6 dB is needed. The required value of R3 can be calculated from Equation 30.

$$R_{3} = \frac{10^{\left(\frac{-G_{Plant}}{20}\right)}}{gm_{EA}} \times \sqrt{\frac{V_{OUT}}{V_{REF}}}$$
(30)

The compensator zero formed by R3 and C6 is placed at the plant pole, as shown approximately 2.5 kHz. The required value for C6 is given by Equation 31.

$$C_6 = \frac{1}{2\pi R_3 F_{\text{plant pole}}}$$
 (31)

The high-frequency noise pole formed by C5 and R3 is not used in this design. If the resulting design shows noise susceptibility, the value of C5 can be calculated per Equation 32.

$$C_5 = \frac{1}{2\pi R_3 F_{\text{pole}}} \tag{32}$$

To avoid a penalty in loop phase, the Fpole in Equation 32 should be placed a decade above Fc or higher, and is intended to reject noise at F_{SW}.

The feedforward capacitor C15 is used to increase the phase boost at crossover above what is normally available from Type II compensation. It places an additional zero/pole pair with the zero located at Equation 33 and the pole at Equation 34.

$$F_{z} = \frac{1}{2\pi C_{15} R_{9}} \tag{33}$$

$$F_{p} = \frac{1}{2\pi C_{15} \left(R_{9} \parallel R_{10} \right)} \tag{34}$$

This zero and pole pair is not independent since R9 and R10 are set by the desired V_{OUT} . Once the zero location is chosen, the pole is fixed as well. For optimum performance, the zero and pole should be located symmetrically about the intended crossover frequency. The required value for C15 can be calculated from Equation 35.



$$C_{15} = \frac{1}{2\pi R_9 F_c \sqrt{\frac{V_{REF}}{V_{OUT}}}}$$
(35)

Table 2 lists the values the compensation equations yield.

Table 2. Frequency Compensation Component Values

| REF DES | CALCULATED VALUE | CHOSEN VALUE | | | |
|---------|------------------|--------------|--|--|--|
| R3 | 19.6 kΩ | 26.7 kΩ | | | |
| C6 | 2.38 nF | 2.2 nF | | | |
| C15 | 225 pF | 150 pF | | | |

8.2.3 Application Curves

Figure 32 through Figure 47 were measured on the TPS54678 Evaluation Module. More explanation of waveforms, as well as a schematic document can be found in the TPS54678EVM-155 6-A, SWIFT™ Regulator Evaluation Module user guide, SLVU747.

8.2.3.1 Additional Information About Application Curves

8.2.3.1.1 Efficiency

System efficiency may be lower than shown in Figure 32 at higher ambient temperatures, due to temperature variation in the drain-to-source resistance $R_{DS(ON)}$ of the internal MOSFETs.

8.2.3.1.2 Voltage Ripple Measurements

Probe placement and noise pickup can give unreliable voltage ripple results. Figure 37 and Figure 38 show the output voltage ripple of the converter, measured directly across the output capacitors. Likewise, Figure 39 and Figure 40 show the input voltage ripple of the converter, measured directly across the input capacitors.

8.2.3.1.3 Start-Up and Shutdown Waveforms

Figure 41 and Figure 42 show the start-up waveforms for the TPS54678EVM-155. In Figure 41, the output voltage ramps up as soon as the input voltage reaches the UVLO threshold as set by the R1 and R2 resistor divider network. In Figure 42, the input voltage is initially applied and the output is inhibited by using a jumper at JP1 to tie EN to GND. When the jumper is removed, EN is released. When the EN voltage reaches the enable-threshold voltage, the start-up sequence begins and the output voltage ramps up to the externally set value of 1.2 V.


The TPS54678 is designed to start up into prebiased outputs. Figure 43 shows the output voltage start-up waveform when the output is prebiased with 550 mV at no load.

Figure 44 and Figure 45 show the shutdown waveforms for the TPS54678EVM-155. In Figure 44, the output voltage ramps down as soon as the input voltage falls below the UVLO stop threshold as set by the R1 and R2 resistor divider network. At the point of shutdown, the input voltage rises slightly due to the resistive drop in the input feed impedance. In Figure 45, the output is inhibited by using a jumper at JP1 to tie EN to GND.

8.2.3.1.4 Hiccup Mode Current Limit

The TPS54678 has hiccup mode current limit. When the peak switch current exceeds the current limit threshold, the device shuts down and restarts. Hiccup mode current limit operation is shown in Figure 46 and Figure 47. Figure 46 shows the hiccup mode current limit with a slight resistive overload. When the peak current limit is exceeded, the output voltage is disabled. Figure 47 shows the operation of the TPS54678 with the output shorted to ground. The device continuously resets until the fault condition is removed.







Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated









Product Folder Links: TPS54678

Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated



9 Power Supply Recommendations

These devices are designed to operate from an input voltage supply between 2.95 V and 6 V. This supply must be well regulated. Proper bypassing of input supplies and internal regulators is also critical for noise performance, as is PCB layout and grounding scheme. See the recommendations in the *Layout Guidelines* section.

10 Layout

10.1 Layout Guidelines

Layout is a critical portion of good power supply design. There are several signal paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance.

- Minimize the loop area formed by the bypass capacitor connections and the VIN pins. See Figure 48 for a PCB layout example.
- The GND pins and AGND pin should be tied directly to the thermal pad under the TPS54678 device. The thermal pad should be connected to any internal PCB ground planes using multiple vias directly under the device. Additional vias can be used to connect the top-side ground area to the internal planes near the input and output capacitors. For operation at full rated load, the top-side ground area along with any additional internal ground planes must provide adequate heat dissipating area.
- Place the input bypass capacitor as close as possible to the device.
- Route the PH pin to the output inductor. Because the PH connection is the switching node, place the output inductor close to the PH pins. Minimize the area of the PCB conductor to prevent excessive capacitive coupling.
- The boot capacitor must also be located close to the device.
- The sensitive analog ground connections for the feedback voltage divider, compensation components, softstart capacitor and frequency set resistor should be connected to a separate analog ground trace as shown in Figure 48.
- The RT/CLK pin is particularly sensitive to noise so the RT resistor should be located as close as possible to the device and routed with minimal trace lengths.
- The additional external components can be placed approximately as shown. It is possible to obtain
 acceptable performance with alternate PCB layouts, however, this layout has been shown to produce good
 results and can be used as a guide.



10.2 Layout Example




Figure 48. TPS54678 Layout Example

10.3 Power Dissipation Estimate

The following formulas show how to estimate the IC power dissipation under continuous conduction mode (CCM) operation. The power dissipation of the IC (Ptot) includes conduction loss (P_{con}), dead time loss (P_{d}), switching loss (P_{sw}), gate drive loss (P_{ad}) and supply current loss (P_{g}).

 $P_{con} = I_O^2 \times R_{DS(on)}$ (temperature dependent)

where

- I_O is the output current (A)
- R_{DS(on)} is the on-resistance of the high-side MOSFET with given temperature (Ω)

 $Pd = f_{sw} \times I_O \times 0.7 \times (20 \text{ nS} + 20 \text{ nS})$

where

- I_O is the output current (A)
- f_{sw} is the switching frequency (Hz) (37)

 $P_{sw} = 0.5 \times V_{IN} \times I_O \times f_{sw} \times 7 \times 10^{-9}$

where

- I_O is the output current (A)
- V_{IN} is the input voltage (V)
- f_{sw} is the switching frequency (Hz) (38)

 $P_{qd} = 2 \times V_{IN} \times f_{sw} \times 6 \times 10^{-9}$

where

- V_{IN} is the input voltage (V)
- f_{sw} is the switching frequency (Hz) (39)

 $P_q = V_{IN} \times 500 \times 10^{-6}$

where

• V_{IN} is the input voltage (V) (40)

Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated



Power Dissipation Estimate (continued)

So

$$P_{tot} = P_{con} + P_d + P_{sw} + P_{qd} + P_q$$

where

P_{tot} is the total device power dissipation (W)

For given T_A,

$$T_J = T_A + R_{th} \times P_{tot}$$

where

- P_{tot} is the total device power dissipation (W)
- T_A is the ambient temperature (°C)
- T_J is the junction temperature (°C)
- Rth is the thermal resistance of the package (°C/W) (42)

For given T_J max = 150°C

$$T_A max = T_J max - R_{th} \times P_{tot}$$

where

- P_{tot} is the total device power dissipation (W)
- Rth is the thermal resistance of the package (°C/W)
- T_J max is maximum junction temperature (°C)
- T_A max is maximum ambient temperature (°C)

 (43)

There are additional power losses in the regulator circuit due to the inductor AC and DC losses and trace resistance that impact the overall efficiency of the regulator.



11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.1.2 Development Support

The TPS54618 device is supported in the SwitcherPro™ Software Tool at www.ti.com/switcherpro.

For more SWIFTTM documentation, see the TI website at www.ti.com/swift.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation, see the following:

TPS54678EVM-155 6-A, SWIFT™ Regulator Evaluation Module (SLVU747)

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

SWIFT, SwitcherPro, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

15-Apr-2017

PACKAGING INFORMATION

www.ti.com

| Orderable Device | Status | Package Type | Package | Pins | Package | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|---------|----------------------------|------------------|---------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| SN1208057RTER | ACTIVE | WQFN | RTE | 16 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 150 | 54678 | Samples |
| TPS54678RTER | ACTIVE | WQFN | RTE | 16 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 150 | 54678 | Samples |
| TPS54678RTET | ACTIVE | WQFN | RTE | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 150 | 54678 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

15-Apr-2017

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Nov-2015

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPS54678RTER | WQFN | RTE | 16 | 3000 | 330.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |
| TPS54678RTET | WQFN | RTE | 16 | 250 | 180.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |

www.ti.com 9-Nov-2015



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) | |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|--|
| TPS54678RTER | WQFN | RTE | 16 | 3000 | 367.0 | 367.0 | 35.0 | |
| TPS54678RTET | WQFN | RTE | 16 | 250 | 210.0 | 185.0 | 35.0 | |

RTE (S-PWQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-220.



RTE (S-PWQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206446-4/U 08/15

NOTE: A. All linear dimensions are in millimeters



RTE (S-PWQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.