











TPS562219, TPS563219

SLVSCM7A - FEBRUARY 2015 - REVISED AUGUST 2015

# TPS56x219 4.5-V to 17-V Input, 2-A, 3-A Synchronous Step-Down Voltage Regulator in 8 Pin SOT-23


#### **Features**

- TPS562219: 2-A Converter With Integrated 133-m $\Omega$  and 80-m $\Omega$  FETs
- TPS563219: 3-A Converter With Integrated  $68\text{-m}\Omega$  and  $39\text{-m}\Omega$  FETs
- D-CAP2™ Mode Control with 650-kHz Switching Frequency
- Input Voltage Range: 4.5 V to 17 V
- Output Voltage Range: 0.76 V to 7 V
- 650-kHz Switching Frequency
- Low Shutdown Current Less than 10 µA
- 1% Feedback Voltage Accuracy (25°C)
- Startup from Pre-Biased Output Voltage
- Cycle By Cycle Overcurrent Limit
- Hiccup-mode Under Voltage Protection
- Non-latch OVP, UVLO and TSD Protections
- Adjustable Soft Start
- **Power Good Output**

## Applications

- Digital TV Power Supply
- High Definition Blu-ray Disc™ Players
- **Networking Home Terminal**
- Digital Set Top Box (STB)

# **Simplified Schematic**



## 3 Description

The TPS562219 and TPS563219 are simple, easy-touse, 2-A, 3 -A synchronous step-down converters in 8 pin SOT-23 package.

The devices are optimized to operate with minimum external component counts and also optimized to achieve low standby current.

These switch mode power supply (SMPS) devices employ D-CAP2™ mode control providing a fast transient response and supporting both low equivalent series resistance (ESR) output capacitors such as specialty polymer and ultra-low ESR ceramic external capacitors with no compensation components.


The devices always operate in continuous conduction mode, which reduces the output ripple voltage in light load compared to discontinuous conduction mode. The TPS562219 and TPS563219 are available in a 8pin 1.6 x 2.9 (mm) SOT (DDF) package, and specified from -40°C to 85°C of ambient temperature.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS562219	DDE(0)	1.60 mm 2.00 mm
TPS563219	DDF(8)	1.60 mm × 2.90 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### **TPS562219 Transient Response**





## **Table of Contents**

Features 1		8.2 Functional Block Diagram	<b>1</b> 1
• •		8.4 Device Functional Modes	13
•	9	Application and Implementation	14
		9.1 Application Information	14
		9.2 Typical Application	14
<del>-</del>	10	Power Supply Recommendations	22
•	11	Layout	22
g .			
•			
, o	12	Device and Documentation Support	23
		12.1 Related Links	23
		12.2 Trademarks	23
•		12.3 Electrostatic Discharge Caution	23
**		12.4 Glossary	23
Detailed Description 11	13		21
8.1 Overview 11			20
	Features         1           Applications         1           Description         1           Simplified Schematic         1           Revision History         2           Pin Configuration and Functions         3           Specifications         4           7.1 Absolute Maximum Ratings         4           7.2 ESD Ratings         4           7.3 Recommended Operating Conditions         4           7.4 Thermal Information         4           7.5 Electrical Characteristics         5           7.6 Timing Requirements         6           7.7 Typical Characteristics: TPS562219         7           7.8 Typical Characteristics: TPS563219         9           Detailed Description         11           8.1 Overview         11	Applications       1         Description       1         Simplified Schematic       1         Revision History       2         Pin Configuration and Functions       3         Specifications       4         7.1 Absolute Maximum Ratings       4         7.2 ESD Ratings       4         7.3 Recommended Operating Conditions       4         7.4 Thermal Information       4         7.5 Electrical Characteristics       5         7.6 Timing Requirements       6         7.7 Typical Characteristics: TPS562219       7         7.8 Typical Characteristics: TPS563219       9         Detailed Description       11       13	Applications18.3 Feature DescriptionDescription18.4 Device Functional ModesSimplified Schematic19 Application and ImplementationRevision History29.1 Application InformationPin Configuration and Functions39.2 Typical ApplicationSpecifications410 Power Supply Recommendations7.1 Absolute Maximum Ratings411 Layout7.2 ESD Ratings411.1 Layout Guidelines7.3 Recommended Operating Conditions411.2 Layout Example7.4 Thermal Information412 Device and Documentation Support7.5 Electrical Characteristics512.1 Related Links7.6 Timing Requirements612.2 Trademarks7.7 Typical Characteristics: TPS562219712.3 Electrostatic Discharge Caution7.8 Typical Characteristics: TPS563219913 Mechanical, Packaging, and Orderable InformationDetailed Description1113 Mechanical, Packaging, and Orderable Information


## **5** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

# Changes from Original (February 2015) to Revision A Page • Changed Thermal Metric data from 103.6, 47.0, 8.7, 7.4, 8.6 °C/W to 87.0, 41.6, 14.6, 4.7, 14.6 °C/W respectively, for TPS563219DDF 4 • Changed I<sub>VFB</sub> spec UNIT from "mA" to "μA" 5



# 6 Pin Configuration and Functions



#### **Pin Functions**

PII	N	DESCRIPTION		
NAME	NO.	DESCRIPTION		
GND	1	Ground pin Source terminal of low-side power NFET as well as the ground terminal for controller circuit. Connect sensitive VFB to this GND at a single point.		
SW	2	vitch node connection between high-side NFET and low-side NFET.		
VIN	3	nput voltage supply pin. The drain terminal of high-side power NFET.		
PG	4	Power good open drain output		
SS	5	Soft-start control. An external capacitor should be connected to GND.		
VFB	6	onverter feedback input. Connect to output voltage with feedback resistor divider.		
EN	7	Enable input control. Active high and must be pulled up to enable the device.		
VBST	8	Supply input for the high-side NFET gate drive circuit. Connect 0.1 µF capacitor between VBST and SW pins.		



## 7 Specifications

## 7.1 Absolute Maximum Ratings

 $T_J = -40$ °C to 150°C (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
	VIN, EN	-0.3	19	V
	VBST	-0.3	25	V
	VBST (10 ns transient)	-0.3	27.5	V
Innut valtage renge	VBST (vs SW)	-0.3	6.5	V
Input voltage range	VFB, PG	-0.3	6.5	V
	SS	-0.3	5.5	V
	SW	-2	19	V
	SW (10 ns transient)	-3.5	21	V
Operating junction tem	perature, T <sub>J</sub>	-40	150	°C
Storage temperature,	$T_{stg}$	-55	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

			VALUE	UNIT
\ <u>'</u>	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

 $T_{.1} = -40$ °C to 150°C (unless otherwise noted)

· J		,	MIN	MAX	UNIT
			IVIIN	IVIAA	UNIT
$V_{IN}$	Supply input voltage ra	nge	4.5	17	V
		VBST	-0.1	23	
		VBST (10 ns transient)	-0.1	26	
		VBST(vs SW)	-0.1	6	
	lanut voltore ronge	EN	-0.1	17	V
VI	Input voltage range	VFB, PG	-0.1	5.5	V
		SS	-0.1	5	
		SW	-1.8	17	
		SW (10 ns transient)	-3.5	20	
$T_A$	Operating free-air tem	erature	-40	85	°C

## 7.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	TPS562219	TPS563219	UNIT
	I HERIMAL METRIC.	DDF (8 PINS)		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	106.1	87.0	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	49.1	41.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	10.9	14.6	°C/W
$\psi_{JT}$	Junction-to-top characterization parameter	8.6	4.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	10.8	14.6	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 7.5 Electrical Characteristics

 $T_J = -40$ °C to 150°C, VIN = 12 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT					
I <sub>VIN</sub>	Operating – non-switching supply current	$V_{IN}$ current, $T_A = 25$ °C, $EN = 5$ V, $V_{FB} = 0.8$ V		650	900	μΑ
I <sub>VINSDN</sub>	Shutdown supply current	$V_{IN}$ current, $T_A = 25$ °C, $EN = 0 V$		3	10	μΑ
LOGIC T	HRESHOLD					
V <sub>ENH</sub>	EN high-level input voltage	EN	1.6			V
$V_{ENL}$	EN low-level input voltage	EN			0.6	V
R <sub>EN</sub>	EN pin resistance to GND	V <sub>EN</sub> = 12 V	225	450	900	kΩ
V <sub>FB</sub> VOL	TAGE AND DISCHARGE RESISTANCE					
		$T_A = 25^{\circ}C, V_O = 1.05 V$	757	765	773	
VFBTH	V <sub>FB</sub> threshold voltage	$T_A = 0$ °C to 85°C, $V_O = 1.05 V^{(1)}$	753		777	mV
		$T_A = -40$ °C to 85°C, $V_O = 1.05 V^{(1)}$	751		779	
$I_{VFB}$	V <sub>FB</sub> input current	V <sub>FB</sub> = 0.8V, T <sub>A</sub> = 25°C		0	±0.1	μΑ
MOSFET						
	High aids switch registeres	T <sub>A</sub> = 25°C, V <sub>BST</sub> – SW = 5.5 V, TPS562219		133		m0
R <sub>DS(on)h</sub>	High side switch resistance	$T_A = 25^{\circ}C$ , $V_{BST} - SW = 5.5 V$ , TPS563219		68		mΩ
<b>D</b>	Lauranda australia a	T <sub>A</sub> = 25°C, TPS562219		80		0
R <sub>DS(on)I</sub>	Low side switch resistance	$T_A = 25^{\circ}\text{C}, \text{ TPS563219}$ 39			mΩ	
CURREN	T LIMIT		"			
,	Current limit <sup>(1)</sup>	DC current, VOUT = 1.05V, L1 = 2.2 µH, TPS562219	2.5	3.2	4.3	Δ.
l <sub>ocl</sub>	Current limit**	DC current, VOUT = 1.05V, L1 = 1.5 µH, TPS563219	3.5	4.2	5.3	Α
THERMA	L SHUTDOWN					
_	Thermal shutdown threshold <sup>(1)</sup>	Shutdown temperature		155		°C
T <sub>SDN</sub>	Thermal shuldown threshold ***	Hysteresis		35		
SOFT ST	ART					
la.a	SS charge current	Vss = 0.5 V	4.2	6	7.8	μs
lss	SS discharge current	Vss = 0.5 V, EN = L	0.75	1.3		mA
POWER	GOOD		·			
17	DC throughold	VFB rising (Good)	85%	90%	95%	
$V_{THPG}$	PG threshold	VFB falling (Fault)		85%		
IPG	PG sink current	PG = 0.5 V	0.5	1		mA
OUTPUT	UNDERVOLTAGE AND OVERVOLTAGE P	ROTECTION				
V <sub>OVP</sub>	Output OVP threshold	OVP Detect		125%x Vfbth		
V <sub>UVP</sub>	Output UVP threshold	Hiccup detect		65%x Vfbth		
T <sub>HiccupOn</sub>	Hiccup Power On Time			1		<b></b>
T <sub>HiccupOff</sub>	Hiccup Power Off Time			7		ms
UVLO			•			
	IN // O there also let	Wake up VIN voltage	3.45	3.75	4.05	
UVLO	UVLO threshold	Hysteresis VIN voltage	0.13	0.32	0.55	V

<sup>(1)</sup> Not production tested.




## 7.6 Timing Requirements

			MIN	TYP	MAX	UNIT
ON-TIME	TIMER CONTROL					
t <sub>ON</sub>	On time	VIN = 12 V, V <sub>O</sub> = 1.05 V		150		ns
t <sub>OFF(MIN)</sub>	Minimum off time	T <sub>A</sub> = 25°C, V <sub>FB</sub> = 0.5 V		260	310	ns



## 7.7 Typical Characteristics: TPS562219


 $V_{IN} = 12V$  (unless otherwise noted)






## Typical Characteristics: TPS562219 (continued)

 $V_{IN} = 12V$  (unless otherwise noted)






## 7.8 Typical Characteristics: TPS563219





## Typical Characteristics: TPS563219 (continued)






## 8 Detailed Description

#### 8.1 Overview

The TPS562219 and TPS563219 are 2-A, 3-A synchronous step-down converters. The proprietary D-CAP2<sup>™</sup> mode control supports low ESR output capacitors such as specialty polymer capacitors and multi-layer ceramic capacitors without complex external compensation circuits. The fast transient response of D-CAP2<sup>™</sup> mode control can reduce the output capacitance required to meet a specific level of performance.

#### 8.2 Functional Block Diagram



## 8.3 Feature Description

## 8.3.1 The Adaptive On-Time Control and PWM Operation

The main control loop of the TPS562219 and TPS563219 are adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2™ mode control. The D-CAP2™ mode control combines adaptive on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one shot timer expires. This one shot duration is set proportional to the converter input voltage, VIN, and inversely proportional to the output voltage, VO, to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ramp is added to reference voltage to simulate output ripple, eliminating the need for ESR induced output ripple from D-CAP2<sup>TM</sup> mode control.



## **Feature Description (continued)**

#### 8.3.2 Soft Start and Pre-Biased Soft Start

The TPS562219 and TPS563219 have adjustable soft-start. When the EN pin becomes high, the SS charge current (Iss) begins charging the capacitor which is connected from the SS pin to GND (Css). Smooth control of the output voltage is maintained during start up. The equation for the soft start time, Tss is shown in Equation 1.

$$Tss(ms) = \frac{Css \times V_{FBTH} \times 1.1}{Iss}$$
(1)

where V<sub>FBTH</sub> is 0.765V and Iss is 6µA.

If the output capacitor is pre-biased at startup, the devices initiate switching and start ramping up only after the internal reference voltage becomes greater than the feedback voltage  $V_{FB}$ . This scheme ensures that the converters ramp up smoothly into regulation point.

#### 8.3.3 Power Good

The power good output, PG is an open drain output. The power good function becomes active after 1.7 times soft-start time. When the output voltage becomes within –10% of the target value, internal comparators detect power good state and the power good signal becomes high. If the feedback voltage goes under 15% of the target value, the power good signal becomes low.

#### 8.3.4 Current Protection

The output over-current limit (OCL) is implemented using a cycle-by-cycle valley detect control circuit. The switch current is monitored during the OFF state by measuring the low-side FET drain to source voltage. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.

During the on time of the high-side FET switch, the switch current increases at a linear rate determined by Vin, Vout, the on-time and the output inductor value. During the on time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current lout. If the monitored current is above the OCL level, the converter maintains low-side FET on and delays the creation of a new set pulse, even the voltage feedback loop requires one, until the current level becomes OCL level or lower. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner. If the over current condition exists consecutive switching cycles, the internal OCL threshold is set to a lower level, reducing the available output current. When a switching cycle occurs where the switch current is not above the lower OCL threshold, the counter is reset and the OCL threshold is returned to the higher value.

There are some important considerations for this type of over-current protection. The load current is higher than the over-current threshold by one half of the peak-to-peak inductor ripple current. Also, when the current is being limited, the output voltage tends to fall as the demanded load current may be higher than the current available from the converter. This may cause the output voltage to fall. When the VFB voltage falls below the UVP threshold voltage, the UVP comparator detects it. And then, the device will shut down after the UVP delay time (typically 14us) and re-start after the hiccup time.

When the over current condition is removed, the output voltage returns to the regulated value.

#### 8.3.5 Over Voltage Protection

TPS562219 and TPS563219 detect over voltage condition by monitoring the feedback voltage (VFB). When the feedback voltage becomes higher than 125% of the target voltage, the OVP comparator output goes high and the high-side MOSFET turns off. This function is non-latch operation.

#### 8.3.6 UVLO Protection

Under voltage lock out protection (UVLO) monitors the internal regulator voltage. When the voltage is lower than UVLO threshold voltage, the device is shut off. This protection is non-latching.

#### 8.3.7 Thermal Shutdown

The device monitors the temperature of itself. If the temperature exceeds the threshold value (typically 155°C), the device is shut off. This is a non-latch protection.



#### 8.4 Device Functional Modes

## 8.4.1 Normal Operation

When the input voltage is above the UVLO threshold and the EN voltage is above the enable threshold, the TPS562219 and TPS563219 can operate in their normal switching modes. Normal continuous conduction mode (CCM) occurs when the minimum switch current is above 0 A. In CCM, the TPS562219 and TPS563219 operate at a quasi-fixed frequency of 650 kHz.

#### 8.4.2 Forced CCM Operation

When the TPS562209 and TPS563209 are in the normal CCM operating mode and the switch current falls below 0 A, the TPS562219 and TPS563219 begin operating in forced CCM.

#### 8.4.3 Standby Operation

When the TPS562219 and TPS563219 are operating in either normal CCM or forced CCM, they may be placed in standby by asserting the EN pin low.



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The TPS562219 and TPS563219 are typically used as step down converters, which convert a voltage from 4.5V - 17V to a lower voltage. Webench software is available to aid in the design and analysis of circuits.

## 9.2 Typical Application

## 9.2.1 TPS562219 4.5-V to 17-V Input, 1.05-V output Converter




Figure 17. TPS562219 1.05V/2A Reference Design

#### 9.2.1.1 Design Requirements

For this design example, use the parameters shown in Table 1.

**Table 1. Design Parameters** 

PARAMETER	VALUES
Input voltage range	4.5 V to 17 V
Output voltage	1.05 V
Output current	2 A
Output voltage ripple	20 mVpp

#### 9.2.1.2 Detailed Design Procedure

#### 9.2.1.2.1 Output Voltage Resistors Selection

The output voltage is set with a resistor divider from the output node to the VFB pin. It is recommended to use 1% tolerance or better divider resistors. Start by using Equation 2 to calculate  $V_{OUT}$ .

To improve efficiency at light loads consider using larger value resistors, too high of resistance are more susceptible to noise and voltage errors from the VFB input current are more noticeable.

$$V_{OUT} = 0.765 \times \left(1 + \frac{R1}{R2}\right) \tag{2}$$

## 9.2.1.2.2 Output Filter Selection

The LC filter used as the output filter has double pole at:



$$\mathsf{F}_\mathsf{P} = \frac{1}{2\pi\sqrt{\mathsf{L}_\mathsf{OUT} \times \mathsf{C}_\mathsf{OUT}}} \tag{3}$$

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the device. The low frequency phase is 180 degrees. At the output filter pole frequency, the gain rolls off at a −40 dB per decade rate and the phase drops rapidly. D-CAP2™ introduces a high frequency zero that reduces the gain roll off to −20 dB per decade and increases the phase to 90 degrees one decade above the zero frequency. The inductor and capacitor for the output filter must be selected so that the double pole of Equation 3 is located below the high frequency zero but close enough that the phase boost provided be the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement use the values recommended in Table 2.

Table	Table 2. 11 0302213 Neconfinenced Component Values					
Output Valtage (V)	P2 (kO)	P2 (kO)	L1(uH)			C6 + C7 +
Output Voltage (V)	R2 (kΩ)	R3 (kΩ)	MIN	TYP	MAX	C8(µF)
1	3.09	10.0	1.5	2.2	4.7	20 - 68
1.05	3.74	10.0	1.5	2.2	4.7	20 - 68
1.2	5.76	10.0	1.5	2.2	4.7	20 - 68
1.5	9.53	10.0	1.5	2.2	4.7	20 - 68
1.8	13.7	10.0	1.5	2.2	4.7	20 - 68
2.5	22.6	10.0	2.2	3.3	4.7	20 - 68
3.3	33.2	10.0	2.2	3.3	4.7	20 - 68
5	54.9	10.0	3.3	4.7	4.7	20 - 68
6.5	75	10.0	3.3	4.7	4.7	20 - 68

Table 2. TPS562219 Recommended Component Values

The inductor peak-to-peak ripple current, peak current and RMS current are calculated using Equation 4, Equation 5 and Equation 6. The inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current.

Use 650 kHz for f<sub>SW</sub>. Make sure the chosen inductor is rated for the peak current of Equation 5 and the RMS current of Equation 6.

$$Il_{P-P} = \frac{V_{OUT}}{V_{IN(MAX)}} \times \frac{V_{IN(MAX)} - V_{OUT}}{L_O \times f_{SW}}$$
(4)

$$Il_{\mathsf{PEAK}} = I_{\mathsf{O}} + \frac{Il_{\mathsf{P-P}}}{2} \tag{5}$$

$$I_{LO(RMS)} = \sqrt{I_0^2 + \frac{1}{12}Il_{P-P}^2}$$
 (6)

For this design example, the calculated peak current is 2.34 A and the calculated RMS current is 2.01 A. The inductor used is a TDK CLF7045T-2R2N with a peak current rating of 5.5 A and an RMS current rating of 4.3 A.

The capacitor value and ESR determines the amount of output voltage ripple. The TPS562219 and TPS563219 are intended for use with ceramic or other low ESR capacitors. Recommended values range from 20  $\mu$ F to 68  $\mu$ F. Use Equation 7 to determine the required RMS current rating for the output capacitor.

$$I_{CO(RMS)} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{\sqrt{12} \times V_{IN} \times L_O \times f_{SW}}$$
(7)

For this design two TDK C3216X5R0J226M 22 $\mu$ F output capacitors are used. The typical ESR is 2 m $\Omega$  each. The calculated RMS current is 0.286A and each output capacitor is rated for 4A.

#### 9.2.1.2.3 Input Capacitor Selection

The TPS562219 and TPS563219 require an input decoupling capacitor and a bulk capacitor is needed depending on the application. A ceramic capacitor over 10  $\mu$ F is recommended for the decoupling capacitor. An additional 0.1  $\mu$ F capacitor (C3) from pin 3 to ground is optional to provide additional high frequency filtering. The capacitor voltage rating needs to be greater than the maximum input voltage.




#### 9.2.1.2.4 Bootstrap capacitor Selection


A 0.1µF ceramic capacitor must be connected between the VBST to SW pin for proper operation. It is recommended to use a ceramic capacitor.

#### 9.2.1.3 Application Curves

The following application curves were generated using the application circuit of Figure 17.









#### 9.2.2 TPS563219 4.5-V To 17-V Input, 1.05-V Output Converter




Figure 30. TPS563219 1.05V/3A Reference Design

#### 9.2.2.1 Design Requirements

For this design example, use the parameters shown in Table 3.

**Table 3. Design Parameters** 

PARAMETER	VALUE		
Input voltage range	4.5 V to 17V		
Output voltage	1.05V		
Output current	3A		
Output voltage ripple	20mVpp		

#### 9.2.2.2 Detailed Design Procedures

The detailed design procedure for TPS563219 is the same as for TPS562200 except for inductor selection.

## 9.2.2.2.1 Output Filter Selection

Table 4. TPS563219 Recommended Component Values

Output Voltage (V)	P2 (kO)	B3 (kO)	L1 (µH)		C6 + C7 + C8	
Output voltage (v)	R2 (kΩ)	R3 (kΩ)	MIN	TYP	MAX	(μF)
1	3.09	10.0	1.0	1.5	4.7	20 - 68
1.05	3.74	10.0	1.0	1.5	4.7	20 - 68
1.2	5.76	10.0	1.0	1.5	4.7	20 - 68
1.5	9.53	10.0	1.0	1.5	4.7	20 - 68
1.8	13.7	10.0	1.5	2.2	4.7	20 - 68
2.5	22.6	10.0	1.5	2.2	4.7	20 - 68
3.3	33.2	10.0	1.5	2.2	4.7	20 - 68
5	54.9	10.0	2.2	3.3	4.7	20 - 68
6.5	75	10.0	2.2	3.3	4.7	20 - 68

The inductor peak-to-peak ripple current, peak current and RMS current are calculated using Equation 8, Equation 9 and Equation 10. The inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current. Use 650 kHz for  $f_{\rm SW}$ .

Use 650 kHz for  $f_{\rm SW}$ . Make sure the chosen inductor is rated for the peak current of Equation 9 and the RMS current of Equation 10.

$$Il_{P-P} = \frac{V_{OUT}}{V_{IN(MAX)}} \times \frac{V_{IN(MAX)} - V_{OUT}}{L_O \times f_{SW}}$$
(8)



$$Il_{\mathsf{PEAK}} = l_{\mathsf{O}} + \frac{ll_{\mathsf{P-P}}}{2} \tag{9}$$


$$I_{LO(RMS)} = \sqrt{I_0^2 + \frac{1}{12}II_{P-P}^2}$$
 (10)

For this design example, the calculated peak current is 3.505 A and the calculated RMS current is 3.014 A. The inductor used is a TDK CLF7045T-1R5N with a peak current rating of 7.3-A and an RMS current rating of 4.9-A.

The capacitor value and ESR determines the amount of output voltage ripple. The TPS563209 is intended for use with ceramic or other low ESR capacitors. Recommended values range from 20  $\mu$ F to 68  $\mu$ F. Use Equation 6 to determine the required RMS current rating for the output capacitor. For this design, three TDK C3216X5R0J226M 22  $\mu$ F output capacitors are used. The typical ESR is 2 m $\Omega$  each. The calculated RMS current is 0.292 A and each output capacitor is rated for 4 A.


#### 9.2.2.3 Application Curves

The following application curves were generated using the application circuit of Figure 30.






The following application curves were generated using the application circuit of Figure 30.





The following application curves were generated using the application circuit of Figure 30.





## 10 Power Supply Recommendations


The TPS562209 and TPS563209 are designed to operate from input supply voltage in the range of 4.5V to 17V. Buck converters require the input voltage to be higher than the output voltage for proper operation. The maximum recommended operating duty cycle is 65%. Using that criteria, the minimum recommended input voltage is  $V_{\rm O}$  / 0.65.

## 11 Layout

## 11.1 Layout Guidelines

- 1. VIN and GND traces should be as wide as possible to reduce trace impedance. The wide areas are also of advantage from the view point of heat dissipation.
- 2. The input capacitor and output capacitor should be placed as close to the device as possible to minimize trace impedance.
- 3. Provide sufficient vias for the input capacitor and output capacitor.
- Keep the SW trace as physically short and wide as practical to minimize radiated emissions.
- 5. Do not allow switching current to flow under the device.
- 6. A separate VOUT path should be connected to the upper feedback resistor.
- 7. Make a Kelvin connection to the GND pin for the feedback path.
- 8. Voltage feedback loop should be placed away from the high-voltage switching trace, and preferably has ground shield.
- 9. The trace of the VFB node should be as small as possible to avoid noise coupling.
- 10. The GND trace between the output capacitor and the GND pin should be as wide as possible to minimize its trace impedance.

#### 11.2 Layout Example





## 12 Device and Documentation Support

#### 12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 5. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
TPS562219	Click here	Click here	Click here	Click here	Click here	
TPS563219	Click here	Click here	Click here	Click here	Click here	

#### 12.2 Trademarks

D-CAP2 is a trademark of Texas Instruments. Blu-ray Disc is a trademark of Blu-ray Disc Association.

## 12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





4-Mar-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS562219DDFR	NRND	SOT-23-THIN		8	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	2219	
TPS562219DDFT	NRND	SOT-23-THIN	DDF	8	250	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	2219	
TPS563219DDFR	NRND	SOT-23-THIN	DDF	8	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	3219	
TPS563219DDFT	NRND	SOT-23-THIN	DDF	8	250	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	3219	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



## **PACKAGE OPTION ADDENDUM**

4-Mar-2017

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 3-Mar-2017

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS562219DDFR	SOT- 23-THIN	DDF	8	3000	180.0	9.5	3.17	3.1	1.1	4.0	8.0	Q3
TPS562219DDFT	SOT- 23-THIN	DDF	8	250	180.0	9.5	3.17	3.1	1.1	4.0	8.0	Q3
TPS563219DDFR	SOT- 23-THIN	DDF	8	3000	180.0	9.5	3.17	3.1	1.1	4.0	8.0	Q3
TPS563219DDFT	SOT- 23-THIN	DDF	8	250	180.0	9.5	3.17	3.1	1.1	4.0	8.0	Q3

www.ti.com 3-Mar-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS562219DDFR	SOT-23-THIN	DDF	8	3000	184.0	184.0	19.0
TPS562219DDFT	SOT-23-THIN	DDF	8	250	184.0	184.0	19.0
TPS563219DDFR	SOT-23-THIN	DDF	8	3000	184.0	184.0	19.0
TPS563219DDFT	SOT-23-THIN	DDF	8	250	184.0	184.0	19.0



PLASTIC SMALL OUTLINE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.