

WHITE LED CHARGE PUMP CURRENT SOURCE WITH PWM BRIGHTNESS CONTROL

FEATURES


- Regulated Output Current With 0.4% Matching
- Drives up to 5 LEDs at 25 mA Each
- LED Brightness Control Through PWM Control Signal
- High Efficiency by Fractional Conversion With 1x and 1.5x Modes
- 1 MHz Switching Frequency
- 2.7 V to 6.5 V Operating Input Voltage Range
- Internal Softstart Limits Inrush Current
- Low Input Ripple and Low EMI
- Overcurrent and Overtemperature Protected
- Undervoltage Lockout With Hysteresis
- Ultra-Small 3mm x 3mm QFN Package

APPLICATIONS

- White LED Backlight for Color Displays in Cellular Phones, Smart Phones, PDAs, Handheld PCs, Digital Cameras, and Camcorders
- Key Backlight

DESCRIPTION

The TPS60230 charge pump is optimized for white LED supplies in backlit color display applications. The device provides a constant current, set by an external resistor, for each LED. The supply voltage ranges from 2.7 V to 6.5 V and is ideally suited for all applications powered by a single LI-lon battery cell or three to four NiCd, NiMH, or Alkaline battery cells. The TPS60230 provides up to 25 mA per LED, for a total of 125 mA, for input voltages ranging from 3.1 V to 6.5 V. High efficiency is achieved by utilizing a 1x/1.5x fractional conversion technique in combination with very low dropout current sources. Additionally, the current controlled charge pump ensures low input current ripple and EMI. Only two external 1 μF and two 0.47 μF capacitors are required to build a complete small and low cost power supply solution. The TP60230 switches at 1 MHz operating frequency and is available in a small 16-pin QFN (RGT) package to keep board space to a minimum.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

PACKAGED DEVICE(1)(2)	PACKAGE	MARKING
TPS60230RGTR	QFN	BIZ

- T indicates shipment in tape and reel on a mini reel with 250 units per reel.
- (2) R indicates shipment in tape and reel with 3000 units per reel.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

		UNIT
V_{I}	Supply voltage	–0.3 V to 7 V
	Voltage at EN1, EN2, VOUT, ISET	−0.3 V to V _I
	Output current at VOUT	200 mA
T_J	Maximum junction temperature	150°C
T_A	Operating free-air temperature	–40°C to 85°C
T _{st}	Storage temperature	-65°C to 150°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	300°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATINGS(1)

PACKAGE	T _A ≤ 25°C	DERATING FACTOR	T _A = 70°C	T _A = 85°C
	POWER RATING	ABOVE T _A = 25°C	POWER RATING	POWER RATING
16-Pin QFN (RGT)	1.9 W	20 mW/°C	1 W	760 mW

⁽¹⁾ The thermal resistance junction to ambient of the QFN package is 52 °C/W.

RECOMMENDED OPERATING CONDITIONS

		MIN	TYP	MAX	UNIT
	Supply voltage at VIN	2.7		6.5	V
	Maximum output current at VOUT	125			mA
Ci	Input capacitor	1			μF
Co	Output capacitor	0.47	1		μF
	Flying capacitor, C1, C2	0.22	0.47		μF
	Operating junction temperature	-40		125	°C




ELECTRICAL CHARACTERISTICS

 $V_{\rm I}$ = 3.6 V, EN1 = EN2 = $V_{\rm I}$, $T_{\rm A}$ = -40°C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPL	Y VOLTAGE AND CURRENT		•			
V _I	Input voltage range	I _O = 0 mA to 75 mA	2.7		6.5	V
ı	Operating guidespart current	V _I = 4.2 V, x1-mode, EN1 = EN2 = 1, ISET = 20 μA		200		μA
IQ	Operating quiescent current	I _O = 0 mA, x1.5-mode		2.1		mA
I _{SD}	Shutdown current	EN2 = EN1 = GND		0.1	1	μA
CHARG	E PUMP STAGE					
V _{OUT}	Overvoltage limit	LED1 unconnected, V _I = 4.2 V		5.5		V
	Startup time	$C_O = 1 \mu F$, $I_{DX} \ge 0.9 I_{DX}$, set		375		μs
	Softstart duration			160		μs
f	Switching frequency		0.75	1	1.25	MHz
η	Efficiency	$V_I = 3.7 \text{ V}$, $I_{LED} = 15 \text{ mA each}$, $V_{DX} = 3.1 \text{ V}$		83%		
	Shutdown temperature	Temperature rising		160		°C
	Shutdown temperature hysteresis			20		°C
	Input current limit	EN2 = EN1 = 1, ISET = 100 μA		350		mA
CURRE	NT SINKS					
I _{Dx}	Recommended maximum current per current sink	$3.2 \text{ V} \le \text{V}_{\text{I}} \le 6.5 \text{ V}$		25		mA
I _{Dx}	Current into each current sink when lset is shorted to GND	$3.0 \text{ V} \le \text{V}_{\text{I}} \le 6.5 \text{ V}$, ISET shorted to GND		50		mA
	Current matching between any two outputs $V_{Dx} = 3.1 \text{ V}, T_A = 25^{\circ}\text{C}$		-2%	0.4%	2%	
	Line regulation	$3.2~V \le V_{I} \le 6.5~V,~V_{Dx} = 3.1~V,~EN1 = EN2 = 1,~ISET = 80~\mu A$			±3%	
		EN2 = 0, EN1 = 1		200		
V_{ISET}	Reference voltage for current set	EN2 = 1, EN1 = 0		400		mV
		EN2 = 1, EN1 = 1	580	600	620	
Iset	Recommended ISET pin current range		4		130	μA
k	I _{Dx} to Iset current ratio	EN2 = EN1 = 1, ISET = 80 μA	230	260	280	
		EN2 = 0, EN1 = 1		200		
V_{source}	Voltage at Dx to GND	EN2 = 1, EN1 = 0		300		mV
		EN2 = 1, EN1 = 1		400		
ENABL	E 1, ENABLE 2					
V_{IH}	EN1, EN2 high level input voltage		1.3			V
V _{IL}	EN1, EN2 low level input voltage				0.3	V
	EN1, EN2 trip point hysteresis			50		mV
I _{IKG}	EN2 input leakage current	EN1, EN2 = GND or EN2 = V _I , V _I = 6.5 V		0.01	1	μA
I _I	EN1 input current	EN1 = V _I , V _I = 4.2 V		11	15	μA
V _(UVLO)	Undervoltage lockout threshold	Input voltage falling		2.1		V
,	Undervoltage lockout hysteresis			50		mV
	Frequency range at PWM		0		50	kHz
	Recommended ON-time for PWM signal			2.5		μs
	Shutdown delay time	Delay time when EN1 = EN2 go to GND after which the TPS60230 shuts down completely	0.5	0.85	1.5	ms



PIN ASSIGNMENT




Terminal Functions

TERMINAL		I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
C1+	10	_	Connect to the flying capacitor C1
C1-	11	_	Connect to the flying capacitor C1
C2+	9	-	Connect to the flying capacitor C2
C2-	12	-	Connect to the flying capacitor C2
D1-D5	6-2	I	Current sink input. Connect the cathode of the white LEDs to these inputs.
EN1	15	I	Enable input. A logic high enables the converter, logic low forces the device into shutdown mode reducing the supply current to less than 1 μ A if EN2 is tied to GND.
EN2	16	I	An applied PWM signal reduces the LED current as a function of the duty cycle of the PWM signal. EN1 and EN2 can be tied together for PWM dimming between 0 mA and the maximum set with ISET. EN1 and EN2 can also be used for digital dimming with 4 steps from 0 mA to the maximum current set with ISET. See the application section for more details.
GND	14	-	Analog ground
ISET	1	Ι	Connect a resistor between this pin and GND to set the maximum current through the LEDs.
PGND	7	_	Power ground, connect with analog ground (GND)
VIN	13	I	Supply voltage input
VOUT	8	0	Connect the output capacitor and the anode of the LEDs to this pin.
Power PAD	_	-	Connect with PGND and GND



FUNCTIONAL BLOCK DIAGRAM



TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE			
	Efficiency	vs Input voltage (I_{LED} = 25 mA, 15 mA, 10 mA per LED), EN2 = 0, EN1 = 1, Show hysteresis (rising and falling V_I), V_{LED} = 3.1 V	1			
η		vs Input voltage (I_{LED} = 25 mA, 15 mA, 10 mA per LED), EN2 = 1, EN1 = 0, Show hysteresis (rising and falling V_I), V_{LED} = 3.1 V	2			
		vs Input voltage (I_{LED} = 25 mA, 15 mA, 10 mA per LED), EN2 = EN1 = 1, Show hysteresis (rising and falling V_I), V_{LED} = 3.1 V	3			
I_Q	No load quiescent current	vs Input voltage ($T_A = -40$ °C, 25°C, 85°C) (measured with $I_{D1} = 5$ mA)	4			
	Maximum output current from charge pump stage	vs Input voltage	5			
fs	Switching frequency	vs Free-Air Temperature (T _A = -40°C to 85°C, V _I = 3.6 V)	6			
	LED current, I _{LED}	vs Duty cycle on PWM (I_{LED} max set to 20 mA) For f = 32 kHz and f = 1 kHz, DC = 1% to 100%, V_I = 3.6 V	7			
	Line transient response	$V_{\rm I}$ and $I_{\rm D1}$ vs time on scope, Show LED current at D1 with $V_{\rm I}$ = 4.2 V to 3.6 V to 4.2 V with EN2 = EN1 = 11, 5x20 mA	8			
	Dimming recognes	Show PWM signal and current at D1 vs time on scope $f = 32 \text{ kHz}$, $V_1 = 3.6 \text{ V}$, duty cycle = 50%, EN1 = EN2 = PWM	9			
	Dimming response	Show PWM signal and current at D1 vs time on scope $f=1~kHz,~V_1=3.6~V,~duty~cycle=50\%,~EN1=EN2=PWM$	10			
	Startup timing	V _I = 3.6 V, 5x20 mA, EN1 = EN2 = 00 changed to EN2 = EN1 = 11				







Figure 1.



90 80 70 80 70 80 1_{LED} = 25 mA 1_{LED} = 15 mA 1_{LED} = 10 mA 30 20

10

2.7

3.1 3.5

EFFICIENCY

 V_I – Input Voltage – V Figure 2.

3.9 4.3 4.7 5.1 5.5 5.9 6.3 6.5




Figure 4.







Figure 5.






Figure 6.

LINE TRANSIENT





Figure 8.





DETAILED DESCRIPTION

20 μs/div

Figure 11.

OPERATION

The TPS60230 uses a fractional conversion charge pump to generate a supply voltage for the integrated current sinks. These current sinks are used to ensure a constant current for each LED. Depending on the input voltage and programmed LED current, the charge pump either operates in the 1x mode or in the 1.5x mode. By switching automatically between these two modes, the circuit optimizes power conversion efficiency as well as extends operating time by allowing the discharge of the battery completely.

The charge pump can generate 125 mA of output current, so each of the 5 LED outputs can be powered with up to 25 mA of current. The maximum LED current is set by a resistor connected to the ISET pin. This resistor programs a reference current, which is current mirrored to set the LED current.



DETAILED DESCRIPTION (continued)

Applying a PWM signal to the EN1 pin and/or the EN2 pin controls the LED brightness. See a detailed description in the section Analog Dimming Using ISET Pin.

LED CURRENT ADJUSTMENT (ISET)

A resistor programs a reference current, which is current mirrored to set the LED current. The voltage at the ISET pin depends on the status of EN1 and EN2. The current in each LED is typically 260 times the current through the resistor at ISET.

$$R_{ISET} = \frac{V_{ISET}}{I_{LED}} \times k$$

V_{ISET}— Voltage from ISET pin (0.2 V, 0.4 V or 0.6 V) to GND, see Table 1

I_{LED}— Current per LED from Dx pin to GND

k — I_{SET} to Dx current ratio

The LED current varies linearly from 0 mA to $I_{LED(max)}$ mA by applying a PMW signal with 0% to 100% duty cycle. The LED brightness can however also be controlled by an analog control signal that is fed into the ISET pin.

SOFT START

The TPS60230 has an internal soft start circuit to limit the inrush current during startup. This prevents possible voltage drops of the input voltage if a high impedance power source is connected to the input of the TPS60230. When the device starts up with an output voltage that is below the input voltage, the output capacitor is charged directly from the input with a current source. The output current increases linearly until the output reaches within 300 mV of the input voltage. When the programmed output current can be reached with the 1x mode, the TPS60230 terminates the soft start and begins normal operation. When the desired output current cannot be reached, the charge pump begins operation in 1.5x mode and pumps the output voltage up to the needed level to reach the programmed output current.

ENABLE (EN1, EN2)

The enable pins EN1 and EN2 are used to enable the device or set it into shutdown. The TPS60230 is enabled if one of the enable pins is pulled higher than the enable trip point of 1.3 V. The device starts up by going through the soft start routine as described in the section Soft Start. Pulling both pins to GND, after a delay, programs the device to shutdown. In shutdown, the charge pump, current sources, voltage reference, oscillator, and all other functions are turned off and the supply current is reduced to 0.1 µA.

EN1 and EN2 can also be used for dimming. The logic levels at EN1 and EN2 set the minimum voltage at the current mirrors and the voltage at the ISET pin to GND. This sets the current at the LEDs to be either the full current or a fraction of the full current. See Table 1 for further details. The maximum current through the LEDs is set by a resistor connected between ISET and GND.

EN1 and EN2 can also be used for PWM dimming. The PWM signal can either be applied to EN1 or EN2, or both inputs can be tied together and the PWM signal can be applied to both pins. Depending on the configuration, the current during PWM dimming is switched between 0 mA and its maximum (EN1 and EN2 connected to the PWM signal) or between 0 mA and 1/3 of the full LED current if EN2 = 0 and EN1 is toggled. When EN1 = 0 and EN2 is toggled, the output current can be changed between 0 mA and 2/3 of the full range.

Table 1. Enable Levels

ENABLE	LEVEL	MODE	LED CURRENT			
EN2	EN1	MODE	LED CORRENT			
0	0	SHUTDOWN	0			
0	1	VISET = 200 mV	1/3			
1	0	VISET = 400 mV	2/3			
1	1	VISET = 600 mV	Full			



UNDERVOLTAGE LOCKOUT

The undervoltage lockout circuit shuts down the device when the voltage at VIN drops below a typical threshold of 2.15 V. This prevents damage to the device. The UVLO circuit allows the device to start up again after the voltage on the VIN pin has increased by about 100 mV above the UVLO lockout threshold.

SHORT CIRCUIT AND OVERTEMPERTURE PROTECTION

The current at the VOUT pin is limited typically to 250 mA. When the junction temperature exceeds 155°C, the device shuts down to protect the device from damage. After the temperature decreases to about 135°C, the device starts up again if it is enabled.

OVERVOLTAGE PROTECTION AT VOUT

The device uses the voltage at D1 to regulate voltage at VOUT. In case D1 is not connected, an overvoltage protection circuit ensures that the output voltage at VOUT does not exceed its limits. The connection of the LEDs must be started using D1 first. For all other LEDs there is no restriction in the sequence. For example, if there are only 3 LEDs used, the first LED is connected to D1 and the other two LEDs can be connected to any other of the D2 to D5 pins.

THEORY OF OPERATION/DESIGN PROCEDURE

Capacitor Selection

Ceramic capacitors such as X5R or X7R are recommended to be used with the TPS60230. For the two flying capacitors C1 and C2, it is important to use low ESR capacitors to avoid unnecessary efficiency losses. Low ESR capacitors on VOUT reduce the ripple voltage on the supply of the current sources. Table 2 lists capacitor types that have been tested with the TPS60230.

Table 2. Capacitors

PART	VALUE	VOLTAGE	MANUFACTURER	SIZE	WEBSITE
C1608X5R1A105M C1608X5R1A474M C2012X7R1C105M	1 μF 0.47 μF 1μ F	10 V 10 V 16 V	TDK	0603 0603 0805	www.componnent.tdk.com
LMK107BJ105MA LMK107BJ474MA LMK212BJ105MG	1 μF 0.47 μF 1μ F	10 V 10 V 10 V	Taiyo Yuden	0603 0603 0805	www.t-yuden.com

Power Efficiency

The power conversion efficiency of the TPS60230 can be calculated by adding up the products of each LED current and voltage and dividing it by the product of the input voltage and current. With a fully charged battery where the input voltage is typically above the LED forward voltage, the charge pump operates in the 1x mode and efficiency is very high. As the battery discharges, there is a point where the current sources no longer have enough voltage overhead to maintain a constant current regulation. At that point, the charge pump switches into the 1.5x mode. The conversion efficiency is lowest at the crossover. As the battery discharges further, the efficiency again increases until at about 3.1 V where it reaches a second maximum. Below 3.1 V input voltage, the maximum current per LED is less than 25 mA.

Power Dissipation

The maximum power dissipation inside the TPS60230 can be calculated based on the following equation:

$$P_{D \text{ max}} = [(1.5 \times V_I) - V_O + 0.4 V] \times I_O$$

The maximum power dissipation occurs when the input voltage is just low enough to operate in 1.5x mode, with a forward voltage of the white LED at maximum. This is typically for $V_1 = 4.2 \text{ V}$ and a forward voltage of 3.6 V.

This needs to be lower than the maximum allowed power dissipation of the package, which can be calculated using the following equation:



$$P_{D \text{ max, package}} = \frac{T_{Jmax} - T_{A}}{T_{\theta ja}}$$

For example, the worst case power dissipation occurs at the input voltage level where the charge pump switches from the 1x mode to the 1.5x mode. At this operating point, the supply voltage to the current sources is at its maximum and the current sources must drop the most voltage in order to maintain a regulated output current. The worst case power dissipation occurs when all 5 LED outputs are fully loaded with 25 mA of LED current.

- With: $V_1 = 4.2 \text{ V}$, $V_f = 3.6 \text{ V}$, $I_O = 125 \text{ mA}$ (1.5x mode)
- $P_{D \text{ max}} = 0.39 \text{ W}$



APPLICATION INFORMATION

TYPICAL APPLICATION OF A SMART PHONE DISPLAY WITH RESISTORS CONNECTED IN PARALLEL

If more than 25 mA of output current is needed, then the input pins to the current sinks can be connected in parallel as shown in the following application figure. This method can also be used to connect a LC display with only two connections for the white LEDs.




Figure 12. Typical Application With Resistors in Parallel

ANALOG DIMMING USING ISET PIN

The ISET pin can be used to connect an analog dc signal in the range of 0 mV to 600 mV (EN1 = EN2 = 1) for analog dimming of the white LEDs. For an input voltage of 0 V at ISET, the current is at its maximum, whereas at 600 mV, the LED current is zero. The maximum current is:

- For EN2 = EN1 = 1: ILED = Vset/Rset x K = 0.6V/6kR x 270 = 27 mA per LED
- For EN2 = 1, EN0 = 1: ILED = Vset/Rset x K = 0.4V/6kR x 270 = 18 mA per LED
- For EN2 = 0, EN1 = 1: ILED = Vset/Rset x K = 0.2V/6kR x 270 = 9 mA per LED
- With EN2, EN1 set to 10 or 01, a voltage of 400 mV or 200 mV is required to set the LED current to zero.




Figure 13. Analog Dimming Connections Using ISET Pin

TYPICAL APPLICATION USING 2 WHITE LEDs AND 6 GREEN LEDs FOR LCD BACKLIGHT AND



APPLICATION INFORMATION (continued)

KEYBOARD LIGHTING

The TPS60230 can be used to power any kind of LED. It is also possible to mix white LEDs with color LEDs which have a lower forward voltage. The LED with the highest forward voltage (typically the white LED) has to be connected to D1, because the output voltage of the charge pump is regulated in such a way to keep the voltage drop from D1 to GND at 400mV (with EN1 = EN2 = 1). Therefore the output voltage of the charge pump is regulated to:

 $V_{OUT} = V_{D1} + V_{FLEDD1}$

V_{OUT}— Output voltage at VOUT

V_{D1}— Voltage from D1 to GND (Vsource at D1 pin, see electrical characteristics)

V_{FLEDD1}— Forward voltage of the LED connected to D1

Resistor Rg is used to provide current sharing between the 6 green LEDs. The upper value is calculated using:

$$R_g = \frac{V_{FLEDD1} - V_{Fg}}{I_g}$$

V_{Fa}— Forward voltage of a green LED

I_a— Current per green LED




Figure 14. LED Connections for LCD Backlight and Keyboard Lighting

PROPOSED LAND PATTERN FOR PCB PRODUCTION

Refer to the application note SLUA271 for the proposed land pattern of the QFN package.

PHOTO FLASH APPLICATIONS

The TPS60230 can be used to power one or more white LEDs for photo flash applications. These applications usually require a certain current for a short period of time. The photo flash is typically turned on for 100 ms to 500 ms and turned off for a longer period of time. For such applications, when the TPS60230 is not turned on continuously, the device can support an output current of 150 mA. See Figure 5 for the input voltage needed for a certain LED forward voltage and LED current.



PACKAGE OPTION ADDENDUM

10-Jun-2014

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS60230RGTR	ACTIVE	QFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BIZ	Samples
TPS60230RGTT	ACTIVE	QFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BIZ	Samples
TPS60230RGTTG4	ACTIVE	QFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BIZ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

10-Jun-2014

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 28-Nov-2012

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

7 til dilliononono aro momina												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS60230RGTR	QFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS60230RGTT	QFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 28-Nov-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS60230RGTR	QFN	RGT	16	3000	367.0	367.0	35.0
TPS60230RGTT	QFN	RGT	16	250	210.0	185.0	35.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





RGT (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- This drawing is subject to change without notice.
- Quad Flatpack, No-leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



RGT (S-PVQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206349-2/Z 08/15

NOTE: All linear dimensions are in millimeters



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.