

Sample &

Buy



SLVS538B-NOVEMBER 2004-REVISED DECEMBER 2014

Support &

Community

20

TPS6106x Constant Current LED Driver With Digital and PWM Brightness Control

Technical

Documents

1 Features

- LED Driver With Integrated Overvoltage and Short-Circuit Protection
- 2.7-V to 6-V Input Voltage Range
- 500-mV or 250-mV Feedback Voltage
- TPS61060 Powers up to 3 LEDs
- TPS61061 Powers up to 4 LEDs
- TPS61062 Powers up to 5 LEDs
- **PWM Brightness Control on Enable**
- **Digital Brightness Control on ILED**
- 1-MHz Fixed Switching Frequency
- 400-mA Internal Power MOSFET Switch
- LEDs Disconnected During Shutdown
- **Operates With Small-Output Capacitors** Down to 220 nF
- Up to 80% Efficiency
- 8-Pin NanoFree[™] Package (Chipscale, CSP)
- 3-mm × 3-mm QFN Package

Applications 2

- White LED Drivers
- Cellular Phones
- PDAs, Pocket PCs, and Smart Phones
- Digital Still Cameras
- Handheld Devices

3 Description

Tools &

Software


The TPS6106x is a high-frequency, synchronous boost converter with constant current output to drive up to five white LEDs. For maximum safety, the device features integrated overvoltage and an advanced short-circuit protection when the output is shorted to ground. The device operates with 1-MHz fixed switching frequency to allow for the use of small external components and to simplify possible EMI problems. The device comes with three different overvoltage protection thresholds (14 V, 18 V, and 23 V) to allow inexpensive and small-output capacitors with lower voltage ratings. The LED current is initially set with the external sense resistor R_s, and the feedback voltage is regulated to 500 mV or 250 mV, depending on the configuration of the ILED pin. Digital brightness control is implemented by applying a simple digital signal to the ILED pin. Alternatively, a PWM signal up to 1 kHz can be applied to the enable pin to control the brightness of the LED. During shutdown, the output is disconnected from the input to avoid leakage current through the LEDs.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS61060,	VSON (8)	3.00 mm × 3.00 mm
TPS61061, TPS61062	DSBGA (8)	1.446 mm × 1.446 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Typical Application





Features 1

Applications 1

Description 1

Revision History..... 2

Device Comparison Table...... 3

Pin Configuration and Functions 3

Specifications...... 4

7.4 Thermal Information 5

8.2 Functional Block Diagram 9

8.4 Device Functional Modes..... 10

Absolute Maximum Ratings 4

ESD Ratings..... 4

Recommended Operating Conditions 4

2

Table of Contents

9	Арр	lication and Implementation	. 12
	9.1	Application Information	. 12
	9.2	Typical Application	. 12
	9.3	System Examples	. 15
10	Pow	ver Supply Recommendations	. 17
11	Lay	out	. 17
	11.1	Layout Guidelines	. 17
	11.2	Layout Example	. 18
	11.3	Thermal Considerations	. 18
12	Dev	ice and Documentation Support	. 19
	12.1	Device Support	19
	12.2	Related Links	. 19
	12.3	Trademarks	. 19
	12.4	Electrostatic Discharge Caution	19
	12.5	Glossary	. 19
13	Mec	hanical, Packaging, and Orderable	
	Info	rmation	. 19
	13.1	Chipscale Package Dimensions	19

4 Revision History

1

2

3

4

5

6

7

8

7.1

7.2

7.3

8.1

Changes from Revision A (April 2005) to Revision B

Copyright © 2004–2014, Texas Instruments Incorporated

www.ti.com

Page


5 Device Comparison Table

	OVERVOLTAGE	PACK	AGE	PACKAGE MARKING		
T _A	PROTECTION (OVP)	NanoFree ⁽¹⁾	QFN ⁽²⁾	NanoFree	QFN	
–40 to 85°C	14 V (min)	TPS61060YZF	TPS61060DRB	AKX	AQP	
	18 V (min)	TPS61061YZF	TPS61061DRB	AKY	AQQ	
	22.2 V (min)	TPS61062YZF	TPS61062DRB	AKZ	AQR	


(1) The YZF package is available in tape and reel. Add R suffix (TPS61060YZFR) to order quantities of 3000 parts per reel or add T suffix (TPS61060YZFT) to order 250 parts per reel.

(2) The DRB package is available in tape and reel. Add R suffix (TPS61060DRBR) to order quantities of 3000 parts per reel.

6 Pin Configuration and Functions



8-Pin 3x3-mm QFN Package Top View



Pin Functions

	PIN							
	NO.		NO.				I/O	DESCRIPTION
NAME	CSP	QFN	FN					
VIN	B1	8	I	Input supply pin of the device				
EN	A2	2	I	Enable pin. This pin needs to be pulled high to enable the device. To allow brightness control of the LEDs, a PWM signal up to 1 kHz can be applied. This pin has an internal pulldown resistor.				
GND	A1	1		Analog ground				
PGND	C3	5		Power ground				
FB	B3	4	I	This is the feedback pin of the device. The feedback pin regulates the LED current through the sense resistor by regulating the voltage across Rs. The feedback voltage is set by the ILED pin. ILED=GND sets the feedback voltage to 500 mV. ILED=high sets the feedback voltage to 250 mV. Refer to digital brightness control section for more information.				
OUT	C1	7	0	Output of the device				

Copyright © 2004–2014, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

Pin Functions (continued)

	PIN																			
	NAME CSP QFN		NO.		NO.		NO.		NO.		NO.		NO.		NO.		NO.		I/O	DESCRIPTION
NAME																				
SW	C2	6	Ι	Switch pin of the device																
ILED	A3	3	I	Digital brightness control input. When this pin is grounded, the digital brightness control is disabled. When this pin is connected to high, then the feedback voltage is reduced to typically 250 mV and the digital brightness control is enabled. Refer to digital brightness control section for more information.																
PowerPAD™	_	_		The PowerPAD [™] (exposed thermal diepad) is only available on the QFN package. The PowerPAD [™] needs to be connected and soldered to analog ground (GND).																

7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
VIN ⁽²⁾	Supply voltages on pin	-0.3	7	V
EN, ILED, FB ⁽²⁾	Voltages on pins	-0.3	7	V
OUT ⁽²⁾	Voltage on pin		33	V
SW ⁽²⁾	Voltage on pin		33	V
	Operating junction temperature	-40	150	°C
	Lead temperature (soldering, 10 s)		260	°C
T _{stg}	Storage temperature	-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

7.2 ESD Ratings

				VALUE	UNIT
			Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	
V _{(I}	ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22- $C101^{(2)}$	±750	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

		MIN	TYP	MAX	UNIT
VI	Input voltage range	2.7		6.0	V
L	Inductor ⁽¹⁾		22		μH
CI	Input capacitor ⁽¹⁾		1		μF
Co	Output capacitor ⁽¹⁾	0.22	1		μF
T _A	Operating ambient temperature	-40		85	°C
TJ	Operating junction temperature	-40		125	°C

(1) Refer to application section for further information.



7.4 Thermal Information

		TPS		
	THERMAL METRIC ⁽¹⁾	DRB	UNIT	
		8 P		
R_{\thetaJA}	Junction-to-ambient thermal resistance	47.6	120.8	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	54.1	0.7	
$R_{ extsf{ heta}JB}$	Junction-to-board thermal resistance	23.2	59.4	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.0	2.2	C/VV
Ψ _{JB}	Junction-to-board characterization parameter	23.4	59.4	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	7.1	n/a	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics

 $V_{in} = 3.6 \text{ V}, \text{ EN} = V_{IN}, T_A = -40^{\circ}\text{C}$ to 85°C, typical values are at $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

	CURRENT					
17						
V _{IN}	Input voltage range		2.7		6	V
l _Q	Operating quiescent current into Vin	Device not switching			1	mA
I _{SD}	Shutdown current	EN = GND		1	10	μA
V _{UVLO}	Undervoltage lockout threshold	V _{IN} falling		1.65	1.8	V
V _{HYS}	Undervoltage lockout hysteresis			50		mV
ENABLE	AND ILED					
V _{EN}	Enable high-level voltage	$V_{IN} = 2.7 V \text{ to } 6 V$	1.2			V
V _{EN}	Enable low-level voltage	$V_{IN} = 2.7 V \text{ to } 6 V$			0.4	V
R _{EN}	Enable pulldown resistor		200	300		kΩ
t _{shtdn}	Enable-to-shutdown delay ⁽¹⁾	EN = high to low			50	ms
t _{PWML}	PWM low-level signal time ⁽¹⁾	PWM signal applied to EN			25	ms
V _{ILED}	ILED high-level voltage	V _{IN} = 2.7 V to 6 V	1.2			V
V _{ILED}	ILED low-level voltage	V _{IN} = 2.7 V to 6 V			0.4	V
I _{ILED}	ILED input leakage current	ILED = GND or VIN		0.1	3	μA
	DAC resolution	5 Bit		15.6		mV
t _{up}	Increase feedback voltage one step	ILED = high to low	1		75	μs
t _{down}	Decrease feedback voltage one step	ILED = high to low	180		300	μs
t _{delay}	Delay time between up/down steps	ILED = low to high	1.5			μs
t _{off}	Digital programming off, VFB = 500 mV	ILED = high to low	720			μs
FEEDBA	СК ҒВ		u			
I _{FB}	Feedback input bias current	V _{FB} = 500 mV		1	1.5	μA
V _{FB}	Feedback regulation voltage	ILED = GND, after start-up	485	500	515	mV
V _{FB}	Feedback regulation voltage	ILED = High, after start-up	240	250	260	mV
POWER \$	SWITCH SYNCHRONOUS RECTIFIER AND	CURRENT LIMIT (SW)	L.			
r _{DS(ON)}	P-channel MOSFET on-resistance	V _O = 10 V, Isw = 10 mA		2.5	3.7	Ω
, ,	N-channel MOSFET on-resistance	$V_{IN} = V_{GS} = 3.6 \text{ V}, \text{ Isw} = 100 \text{ mA}$		0.6	0.9	Ω
R _{DS(ON)}	N-channel MOSFET on-resistance	$V_{IN} = V_{GS} = 2.7 \text{ V}, \text{ Isw} = 100 \text{ mA}$		0.7	1.0	Ω
Iswleak	Switch leakage current ⁽²⁾	$V_{IN} = V_{SW} = 6 V, V_{OUT} = GND,$ EN = GND		0.1	2	μA
I _{SW}	N-Channel MOSFET current limit	V _O = 10 V	325	400	475	mA

(1) A PWM low signal applied to EN for a time (≥25 ms) could cause a device shutdown. After a period of ≥50 ms the device definitely enters shutdown mode.

(2) The switch leakage current includes the leakage current of both internal switches, which is the leakage current from SW to ground, and from SW to V_{OUT} , with $V_{IN} = V_{SW}$.

Copyright © 2004–2014, Texas Instruments Incorporated

Electrical Characteristics (continued)

 V_{in} = 3.6 V, EN = V_{IN} , T_A = -40°C to 85°C, typical values are at T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OSCILL	ATOR					
f _s	Switching frequency		0.8	1.0	1.2	MHz
OUTPU	т					
Vovp	Output overvoltage protection	V _O rising; TPS61060	14	14.5	16	V
Vovp	Output overvoltage protection	V _O rising; TPS61061	18	18.5	19.8	V
Vovp	Output overvoltage protection	V _O rising; TPS61062	22.2	23.5	25	V
Vovp	Output overvoltage protection hysteresis	TPS61060/61/62, V _O falling		0.7		V
Vo	Output voltage threshold for short-circuit detection	V _O falling		V _{IN} -0.7		V
Vo	Output voltage threshold for short-circuit detection	V _O rising		V _{IN} -0.3		V
		Start-up, EN = low to high, OUT = GND				
lpre	Precharge current and short-circuit current	$V_{IN} = 6 V$		180		mA
	-	V _{IN} = 3.6 V		95		
		V _{IN} = 2.7 V		65		
D	Maximum duty cycle			95%		


6



7.6 Typical Characteristics

Table 1. Table of Graphs


		FIGURE
Efficiency (η)	vs LED current; 2 LEDs, ILED = high	Figure 1
	vs LED current; 3 LEDs, ILED = low	Figure 2
	vs LED current; 3 LEDs, ILED = high	Figure 3
	vs LED current; 4 LEDs, ILED = low	Figure 4
	vs LED current; 4 LEDs, ILED = high	Figure 5
	vs LED current; 5 LEDs, ILED = high	Figure 6
Digital brightness control	Feedback voltage vs ILED programming step	Figure 7
LED current	vs PWM duty cycle	Figure 8





TPS61060, TPS61061, TPS61062

SLVS538B-NOVEMBER 2004-REVISED DECEMBER 2014



8

Copyright © 2004–2014, Texas Instruments Incorporated




Detailed Description 8

Overview 8.1

The TPS61060/61/62 family is a constant-frequency, PWM current-mode converter with an integrated N-channel MOSFET switch and synchronous P-channel MOSFET rectifier. The device operates in pulse width modulation (PWM) with a fixed switching frequency of 1 MHz. For an understanding of the device operation, refer the block diagram. The duty cycle of the converter is set by the error amplifier and the sawtooth ramp applied to the comparator. Because the control architecture is based on a current-mode control, a compensation ramp is added to allow stable operation for duty cycles larger than 50%. The converter is a fully integrated synchronous boost converter operating always in continuous conduction mode. This allows low noise operation and avoids ringing on the switch pin as it would be seen on a converter when entering discontinuous conduction mode.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Start-Up

To avoid high inrush current during start-up, special care is taken to control the inrush current. When the device is first enabled, the output capacitor is charged with a constant precharge current of typically 100 mA until the output voltage is typically 0.3 V below VIN. The device starts with a reduced analog controlled current limit for typically 40 µs. After this time, the device enters its normal regulation with full current limit. The fixed precharge current during start-up allows the device to start up without problems when driving LEDs because the LED only starts to conduct current when the forward voltage is reached. If, for any reason a resistive load is driven, the maximum start-up load current must be smaller, or equal to, the precharge current.

Copyright © 2004–2014, Texas Instruments Incorporated



Feature Description (continued)

8.3.2 Short-Circuit Protection

The TPS6106x family has an advanced short-circuit protection in case the output of the device is shorted to ground. Because the device is configured as a current source even when the LEDs are shorted, the maximum current is controlled by the sense resistor Rs. As an additional safety feature, the TPS6106x series also protects the device and inductor when the output is shorted to ground. When the output is shorted to ground, the device enters precharge mode and limits the maximum current to typically 100 mA.

8.3.3 Overvoltage Protection (OVP)

As with any current source, the output voltage rises when the output gets high impedance or disconnected. To prevent the output voltage exceeding the maximum switch voltage rating (33 V) of the main switch, an overvoltage protection circuit is integrated. As soon as the output voltage exceeds the OVP threshold, the converter stops switching and the output voltage falls down. When the output voltage falls below the OVP threshold, the converter continues operation until the output voltage exceeds the OVP threshold again. To allow the use of inexpensive low-voltage output capacitors, the TPS6106x series has different OVP levels that must be selected according to the number of external LEDs and their maximum forward voltage.

8.3.4 Efficiency and Feedback Voltage

The feedback voltage has a direct effect on the converter efficiency. Because the voltage drop across the feedback resistor does not contribute to the output power (LED brightness), the lower the feedback voltage, the higher the efficiency. Especially when powering only three or less LEDs, the feedback voltage impacts the efficiency around 2% depending on the sum of the forward voltage of the LEDs. To take advantage of this, the ILED pin can be connected to VIN, setting the feedback voltage to 250 mV.

8.3.5 Undervoltage Lockout

An undervoltage lockout prevents mis-operation of the device at input voltages below typical 1.65 V. When the input voltage is below the undervoltage threshold, the device remains off and both internal MOSFETs are turned off providing isolation between input and output.

8.3.6 Thermal Shutdown

An internal thermal shutdown is implemented and turns off the internal MOSFETs when the typical junction temperature of 160°C is exceeded. The thermal shutdown has a hysteresis of typically 15°C.

8.4 Device Functional Modes

8.4.1 Enable PWM Dimming

The EN pin allows disabling and enabling of the device as well as brightness control of the LEDs by applying a PWM signal up to typically 1 kHz. When a PWM signal is applied, the LED current is turned on when the EN is high and off when EN is pulled low. Changing the PWM duty cycle therefore changes the LED brightness. To allow higher PWM frequencies on the enable pin, the device continues operation when a PWM signal is applied. As shown in the block diagram, the EN pin needs to be pulled low for at least 50 ms to fully turn the device off. The enable input pin has an internal 300-k Ω pulldown resistor to disable the device when this pin is floating.

8.4.2 Digital Brightness Control (ILED)

The ILED pin features a simple digital interface to allow digital brightness control. This can save processor power and battery life. Using the digital interface to control the LED brightness does not required a PWM signal all the time, and the processor can enter sleep mode if available. To save signal lines, the ILED pin can be connected to the enable pin to allow digital programming and enable/disable function at the same time with the same signal. Such a circuit is shown in Figure 9.




Device Functional Modes (continued)

The ILED pin basically sets the feedback regulation voltage (V_{FB}); thus, it sets the LED current. When the ILED pin is connected to GND, the digital brightness control is disabled and the feedback is regulated to $V_{FB} = 500 \text{ mV}$. When the ILED pin is pulled high, the digital brightness control is enabled starting at its midpoint where the feedback is regulated to $V_{FB} = 250 \text{ mV}$. The digital brightness control is implemented by adjusting the feedback voltage in digital steps with a typical maximum voltage of $V_{FB} = 500 \text{ mV}$. For this purpose, a 5-bit DAC is used giving 32 steps equal to a 15.6-mV change in feedback voltage per step. To increase or decrease the internal reference voltage, the ILED pin needs to be pulled low over time as outlined in Table 2 and specified in the electrical table. When the internal DAC is programmed to its highest or lowest value, it stays at this value until it gets programmed in the opposite direction again.

FEEDBACK VOLTAGE	TIME	ILED LOGIC LEVEL
Increase	1 µs to 75 µs	Low
Decrease	180 µs to 300 µs	Low
Brightness control disabled	≥550 µs	Low
Delay between steps	1.5 µs	High

Table 2. Increase/Decrease	Internal Reference Voltage
----------------------------	----------------------------

Between each cycle the ILED pin needs to be pulled high for 1.5 µs.





Using the digital interface on the ILED pin allows simple implementation of a two-step brightness control by pulling the ILED either high or low. For full LED current with $V_{FB} = 500 \text{ mV}$, the ILED must be pulled low; to program half the LED current with $V_{FB} = 250 \text{ mV}$, the ILED pin must be pulled high.

TEXAS INSTRUMENTS

www.ti.com

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS6106x is designed to driver up to five LEDs in series with constant current output. The device, which operates in peak current mode PWM control, has a switch peak current limit of 325-mA minimum and internal loop compensation. The switching frequency is fixed at 1 MHz, and the input voltage range is 2.7 to 6.0 V. The following section provides a step-by-step design approach for configuring the TPS61060 to power two white LEDs in series.

9.2 Typical Application




Figure 10. TPS61062 Powering Five White LEDs

9.2.1 Design Requirements

PARAMETER	VALUE
Input Voltage	3 V to 6 V
Output Current	20 mA

9.2.2 Detailed Design Procedure

9.2.2.1 Inductor Selection

The device requires typically a 22-µH or 10-µH inductance. When selecting the inductor, the inductor saturation current should be rated as high as the peak inductor current at maximum load, and respectively, maximum LED current. Because of the special control loop design, the inductor saturation current does not need to be rated for the maximum switch current of the converter. The maximum converter switch current usually is not reached even when the LED current is pulsed by applying a PWM signal to the enable pin. The maximum inductor peak current, as well as LED current, is calculated as:

Duty cycle : D =
$$1 - \frac{Vin}{Vout}$$
 (1)

Maximum LED current :
$$I_{LED} = (Isw - \frac{Vin \times D}{2 \times fs \times L}) \times (1 - D) \times \eta$$
 (2)

Inductor peak current :
$$i_{Lpeak} = \frac{Vin \times D}{2 \times fs \times L} + \frac{I_{LED}}{(1-D) \times \eta}$$
 (3)



with:

fs = Switching frequency (1 MHz typical)

- L = Inductor value
- η = Estimated converter efficiency (0.75)
- Isw = Minimum N-channel MOSFET current limit (325 mA)

(4)

(5)

Using the expected converter efficiency is a simple approach to calculate maximum possible LED current as well as peak inductor current. The efficiency can be estimated by taking the efficiency numbers out of the provided efficiency curves or to use a worst-case assumption for the expected efficiency, for example, 75%.

9.2.2.2 Efficiency

The overall efficiency of the application depends on the specific application conditions and mainly on the selection of the inductor. A physically smaller inductor usually shows lower efficiency due to higher switching losses of the inductor (core losses, proximity losses, skin effect losses). A trade-off between physical inductor size and overall efficiency has to be made. The efficiency can typically vary around $\pm 5\%$ depending on the selected inductor. Figure 2 to Figure 7 can be used as a guideline for the application efficiency. These curves show the typical efficiency with a 22-µH inductor (Murata Electronics LQH32CN220K23). Figure 11 shows a basic setup where the efficiency is taken/measured as:

$$\eta = \frac{V_{\text{LED}} \times I_{\text{LED}}}{V_{\text{in}} \times I_{\text{in}}}$$

Table 3. Inductor Selection

INDUCTOR VALUE	COMPONENT SUPPLIER	DIMENSIONS
10 µH	TDK VLF3012AT-100MR49	2.6 mm × 2.8 mm × 1.2 mm
10 µH	Murata LQH32CN100K53	3.2 mm × 2.5 mm × 1.55 mm
10 µH	Murata LQH32CN100K23	3.2 mm × 2.5 mm × 2.0 mm
22 µH	TDK VLF3012AT-220MR33	2.6 mm × 2.8 mm × 1.2 mm
22 µH	Murata LQH32CN220K53	3.2 mm × 2.5 mm × 1.55 mm
22 µH	Murata LQH32CN220K23	3.2 mm × 2.5 mm × 2.0 mm




Figure 11. Efficiency Measurement Setup



9.2.2.3 Output Capacitor Selection

The device is designed to operate with a fairly wide selection of ceramic output capacitors. The selection of the output capacitor value is a trade-off between output voltage ripple and capacitor cost and form factor. In general, capacitor values of 220 nF up to 4.7 μ F can be used. When using a 220-nF output capacitor, it is recommended to use X5R or X7R dielectric material to avoid the output capacitor value falling far below 220 nF over temperature and applied voltage. For systems with wireless or RF sections, EMI is always a concern. To minimize the voltage ripple in the LED string and board traces, the output capacitor needs to be connected directly from the OUT pin of the device to ground rather than across the LEDs. A larger output capacitor value reduces the output voltage ripple. Table 4 shows possible input and/or output capacitors.

9.2.2.4 Input Capacitor Selection


For good input voltage filtering, low ESR ceramic capacitors are recommended. A 1-µF ceramic input capacitor is sufficient for most of the applications. For better input voltage filtering and EMI reduction, this value can be increased. The input capacitor should be placed as close as possible to the input pin of the converter. Table 4 shows possible input and/or output capacitors.

CAPACITOR	VOLTAGE RATING	FORM FACTOR	COMPONENT SUPPLIER ⁽¹⁾	COMMENTS
INPUT CAPACITOR	•			
1 µF	10 V	0603	Tayo Yuden LMK107BJ105	
OUTPUT CAPACITO	D R		· · · ·	
220 nF	16 V	0603	Tayo Yuden EMK107BJ224	TPS61060
220 nF	50 V	0805	Tayo Yuden UMK212BJ224	TPS61060/61/62
470 nF	35 V	0805	Tayo Yuden GMK212BJ474	TPS61060/61/62
1 µF	16 V	0805	Tayo Yuden EMK212BJ105	TPS61060
1 µF	35 V	1206	Tayo Yuden GMK316BJ105	TPS61060/61/62
1 µF	25 V	1206	TDK C3216X7R1E105	TPS61060/61/62

Table 4. Capacitor Selection

(1) Similar capacitors are also available from TDK and other suppliers.


9.2.3 Application Curves






TPS61060, TPS61061, TPS61062

SLVS538B-NOVEMBER 2004-REVISED DECEMBER 2014



9.3 System Examples







System Examples (continued)




Figure 18. TPS61060 Powering Three White LEDs




Figure 19. TPS61061 Powering Four White LEDs





Figure 20. TPS61060 Powering Six White LEDs



System Examples (continued)



This circuit combines the enable with the digital brightness control pin, allowing the digital signal applied to ILED to also enable and disable the device.

Figure 21. TPS61061 Digital Brightness Control

10 Power Supply Recommendations

The TPS6106x is designed to operate from an input voltage supply range from 2.7-V to 6.0-V. The power supply to the TPS6106x must have a current rating according to the supply voltage, output voltage, and output current of the TPS6106x device.

11 Layout

11.1 Layout Guidelines

As for all switching power supplies, the layout is an important step in the design, especially at high peak currents and switching frequencies. If the layout is not carefully done, the regulator might show noise problems and duty cycle jitter. The input capacitor should be placed as close as possible to the input pin for good input voltage filtering. The inductor should be placed as close as possible to the switch pin to minimize the noise coupling into other circuits. The output capacitor needs to be placed directly from the OUT pin to GND rather than across the LEDs. This reduces the ripple current in the trace to the LEDs. The GND pin must be connected directly to the PGND pin. When doing the PCB layout, the bold traces (Figure 22) should be routed first, as well as placement of the inductor, and input and output capacitors.

TEXAS INSTRUMENTS

www.ti.com

11.2 Layout Example




Figure 22. TPS6106x Layout Example

11.3 Thermal Considerations

The TPS6106x comes in a thermally enhanced QFN package. The package includes a thermal pad that improves the thermal capabilities of the package. Also see *QFN/SON PCB Attachment* application report (SLUA271). The thermal resistance junction-to-ambient $R_{\theta JA}$ of the QFN package greatly depends on the PCB layout. Using thermal vias and wide PCB traces improves the thermal resistance $R_{\theta JA}$. The thermal pad must be soldered to the analog ground on the PCB.

For the NanoFree package, similar guidelines apply for the QFN package. The thermal resistance $R_{\theta JA}$ depends mainly on the PCB layout.



12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY					
TPS61060	Click here	Click here	Click here	Click here	Click here					
TPS61061	Click here	Click here	Click here	Click here	Click here					
TPS61062	Click here	Click here	Click here	Click here	Click here					

Table 5. Related Links

12.3 Trademarks

NanoFree, PowerPAD are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

13.1 Chipscale Package Dimensions

The TPS6106x is available in a Chipscale package and has the following mechanical dimensions: E=D=1,446 mm (typical), E=D=1,424 mm (minimum), E=D=1,5 mm (maximum). See the mechanical drawing of the package (YZF).



24-Oct-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS61060DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AQP	Samples
TPS61060DRBRG4	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AQP	Samples
TPS61060YZFR	ACTIVE	DSBGA	YZF	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	АКХ	Samples
TPS61060YZFT	ACTIVE	DSBGA	YZF	8	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	АКХ	Samples
TPS61061DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AQQ	Samples
TPS61061DRBRG4	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AQQ	Samples
TPS61061YZFR	ACTIVE	DSBGA	YZF	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	АКҮ	Samples
TPS61061YZFT	ACTIVE	DSBGA	YZF	8	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	АКҮ	Samples
TPS61062DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AQR	Samples
TPS61062YZFR	ACTIVE	DSBGA	YZF	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	AKZ	Samples
TPS61062YZFT	ACTIVE	DSBGA	YZF	8	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	AKZ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.



PACKAGE OPTION ADDENDUM

24-Oct-2014

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61060DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61060YZFT	DSBGA	YZF	8	250	180.0	8.4	1.65	1.65	0.81	4.0	8.0	Q1
TPS61061DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61061YZFR	DSBGA	YZF	8	3000	180.0	8.4	1.65	1.65	0.81	4.0	8.0	Q1
TPS61062DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61062YZFR	DSBGA	YZF	8	3000	180.0	8.4	1.65	1.65	0.81	4.0	8.0	Q1
TPS61062YZFT	DSBGA	YZF	8	250	180.0	8.4	1.65	1.65	0.81	4.0	8.0	Q1

Texas Instruments

www.ti.com


PACKAGE MATERIALS INFORMATION

26-Mar-2016



*All dimensions are nominal Г Device Package Type Package Drawing Pins SPQ

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS61060DRBR	SON	DRB	8	3000	367.0	367.0	35.0
TPS61060YZFT	DSBGA	YZF	8	250	182.0	182.0	20.0
TPS61061DRBR	SON	DRB	8	3000	367.0	367.0	35.0
TPS61061YZFR	DSBGA	YZF	8	3000	182.0	182.0	20.0
TPS61062DRBR	SON	DRB	8	3000	367.0	367.0	35.0
TPS61062YZFR	DSBGA	YZF	8	3000	182.0	182.0	20.0
TPS61062YZFT	DSBGA	YZF	8	250	182.0	182.0	20.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



THERMAL PAD MECHANICAL DATA

DRB (S-PVSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).


For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.











- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - F. Customers should contact their board fabrication site for solder mask tolerances.



MECHANICAL DATA





- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated