

Sample &

Buy



TPS62085, TPS62086, TPS62087

SLVSB70A -OCTOBER 2013-REVISED JUNE 2015

# TPS6208x 3-A Step-Down Converter With Hiccup Short-Circuit Protection In 2 × 2 QFN Package

Technical

Documents

## 1 Features

- DCS-Control<sup>™</sup> Topology
- Up to 95% Efficiency
- Hiccup Short-Circuit Protection
- Power Save Mode for Light Load Efficiency
- 100% Duty Cycle for Lowest Dropout
- 2.5-V to 6.0-V Input Voltage Range
- 17-µA Operating Quiescent Current
- 0.8-V to V<sub>IN</sub> Adjustable Output Voltage
- 1.8-V and 3.3-V Fixed Output Voltage
- Output Discharge
- Power Good Output
- Thermal Shutdown Protection
- Available in 2-mm × 2-mm QFN Package

## 2 Applications

- Battery-Powered Applications
- Point-of-Load
- Processor Supplies
- Hard Disk Drives

## **3** Description

Tools &

Software

The TPS62085, TPS62086, and TPS62087 devices are high-frequency synchronous step-down converters optimized for small solution size and high efficiency. With an input voltage range of 2.5 V to 6.0 V, common battery technologies are supported. The devices focus on high-efficiency step-down conversion over a wide output current range. At medium to heavy loads, the converter operates in PWM mode and automatically enters Power Save Mode operation at light load to maintain high efficiency over the entire load current range.

Support &


Community

To address the requirements of system power rails, the internal compensation circuit allows a large selection of external output capacitor values ranging from 10  $\mu$ F to 150  $\mu$ F. Together with its DCS-Control architecture, excellent load transient performance and output voltage regulation accuracy are achieved. The devices are available in a 2-mm × 2-mm QFN package.


#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS62085		
TPS62086	VSON (7)	2.00 mm × 2.00 mm
TPS62087	Ť	

(1) For all available packages, see the orderable addendum at the end of the data sheet.



## 4 Typical Application Schematic



2

# **Table of Contents**

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Тур	ical Application Schematic 1
5	Rev	ision History 2
6	Dev	ice Options 3
7	Pin	Configuration and Functions 3
8	Spe	cifications 3
	8.1	Absolute Maximum Ratings 3
	8.2	ESD Ratings 4
	8.3	Recommended Operating Conditions 4
	8.4	Thermal Information 4
	8.5	Electrical Characteristics 4
	8.6	Typical Characteristics 5
9	Deta	ailed Description 6
	9.1	Overview 6
	9.2	Functional Block Diagram 6
	9.3	Feature Description7

	9.4	Device Functional Modes	8
10	Appl	ication and Implementation	9
	10.1	Application Information	9
	10.2	Typical Application	9
11	Pow	er Supply Recommendations	. 15
12	Layo	out	. 15
	12.1	Layout Guidelines	. 15
	12.2	Layout Example	. 15
	12.3	Thermal Considerations	. 15
13	Devi	ce and Documentation Support	. 16
	13.1	Device Support	. 16
	13.2	Documentation Support	. 16
	13.3	Related Links	. 16
	13.4	Community Resources	. 16
	13.5	Trademarks	. 16
	13.6	Electrostatic Discharge Caution	. 16
	13.7	Glossary	. 16
14	Mecl	hanical, Packaging, and Orderable	
	Infor	mation	. 17

## **5** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

## Changes from Original (October 2013) to Revision A

changes from Original (October 2013) to Revision A	table, Feature Description section, Device Functional Modes, Application and Implementation bly Recommendations section, Layout section, Device and Documentation Support section, and
Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, ar Mechanical, Packaging, and Orderable Information section	d



www.ti.com




## 6 Device Options

PART NUMBER <sup>(1)</sup>	OUTPUT VOLTAGE	PACKAGE MARKING
TPS62085RLT	Adjustable	2085
TPS62086RLT	3.3 V	2086
TPS62087RLT	1.8 V	2087

(1) For detailed ordering information, please check the *Mechanical, Packaging, and Orderable Information* section at the end of this datasheet.

## 7 Pin Configuration and Functions



### **Pin Functions**

PIN		I/O	DESCRIPTION				
NAME	NO.	1/0	DESCRIPTION				
EN	1	IN	Device enable pin. To enable the device, this pin needs to be pulled high. Pulling this pin low disables the device. This pin has a pulldown resistor of typically 400 k $\Omega$ when the device is disabled.				
FB	3	IN	Feedback pin. For the fixed output voltage versions this pin must be connected to the output voltage.				
GND	5		bund pin.				
PG	2	OUT	Power good open drain output pin. The pullup resistor can not be connected to any voltage higher than 6 V. If unused, leave it floating.				
SW	6	PWR	Switch pin of the power stage.				
VIN	7	PWR	Input voltage pin.				
VOS	4	IN	Output voltage sense pin. This pin must be directly connected to the output capacitor.				

## 8 Specifications

## 8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Voltage at Pins <sup>(2)</sup>	VIN, FB, VOS, EN, PG	-0.3	7	N/
	SW	-0.3	V <sub>IN</sub> + 0.3	v
Tomporatura	Operating Junction, T <sub>J</sub>	-40	150	°C
Temperature	Storage, T <sub>stg</sub>	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

SLVSB70A-OCTOBER 2013-REVISED JUNE 2015

www.ti.com

STRUMENTS

EXAS

## 8.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22- $\rm C101^{(2)}$	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 8.3 Recommended Operating Conditions<sup>(1)</sup>

		MIN M	NOM MAX	UNIT
V <sub>IN</sub>	Input voltage range	2.5	6	V
I <sub>SINK_PG</sub>	Sink current at PG pin		1	mA
V <sub>PG</sub>	Pullup resistor voltage		6	V
TJ	Operating junction temperature	-40	125	°C

(1) Refer to Application and Implementation for further information.

## 8.4 Thermal Information

		TPS6208x	
	THERMAL METRIC <sup>(1)</sup>	RLT [VSON]	UNIT
		7 PINS	
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance	107.8	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	66.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	17.1	°C/W
TLΨ	Junction-to-top characterization parameter	2.1	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	17.1	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

## 8.5 Electrical Characteristics

 $T_J = -40$  °C to 125 °C, and  $V_{IN} = 3.6$  V. Typical values are at  $T_J = 25$  °C, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPL	Y					
V <sub>IN</sub>	Input voltage range		2.5		6	V
l <sub>Q</sub>	Quiescent current into VIN	No load, device not switching $T_J = -40$ °C to 85 °C, $V_{IN} = 2.5$ V to 5.5 V		17	25	μA
I <sub>SD</sub>	Shutdown current into VIN	EN = Low, T <sub>J</sub> = -40 °C to 85 °C, V <sub>IN</sub> = 2.5 V to 5.5 V		0.7	5	μA
V	Undervoltage lockout threshold	V <sub>IN</sub> falling	2.1	2.2	2.3	V
V <sub>UVLO</sub>	Undervoltage lockout hysteresis	V <sub>IN</sub> rising		200		mV
<b>-</b>	Thermal shutdown threshold	T <sub>J</sub> rising		150		°C
T <sub>JSD</sub>	Thermal shutdown hysteresis	T <sub>J</sub> falling		20		°C
LOGIC	INTERFACE EN					
V <sub>IH</sub>	High-level input voltage	V <sub>IN</sub> = 2.5 V to 6.0 V	1.0			V
V <sub>IL</sub>	Low-level input voltage	V <sub>IN</sub> = 2.5 V to 6.0 V			0.4	V
I <sub>EN,LKG</sub>	Input leakage current into EN pin	EN = High		0.01	0.16	μA
R <sub>PD</sub>	Pulldown resistance at EN pin	EN = Low		400		kΩ
SOFT S	TART, POWER GOOD				Ļ	
t <sub>SS</sub>	Soft-start time	Time from EN high to 95% of V <sub>OUT</sub> nominal		0.8		ms
	Deven and three hold	V <sub>OUT</sub> rising, referenced to V <sub>OUT</sub> nominal	93%	95%	98%	
V <sub>PG</sub>	Power good threshold	V <sub>OUT</sub> falling, referenced to V <sub>OUT</sub> nominal	88%	90%	93%	



## **Electrical Characteristics (continued)**

 $T_J = -40$  °C to 125 °C, and  $V_{IN} = 3.6$  V. Typical values are at  $T_J = 25$  °C, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>PG,OL</sub>	Low-level output voltage	I <sub>sink</sub> = 1 mA			0.4	V	
I <sub>PG,LKG</sub>	Input leakage current into PG pin	V <sub>PG</sub> = 5.0 V		0.01	0.16	μA	
OUTPUT							
	Output voltage range, TPS62085		0.8		$V_{IN}$	V	
V <sub>OUT</sub>	Output voltage accuracy, TPS62086, TPS62087 <sup>(1)</sup>	$I_{OUT} = 1 \text{ A}, V_{IN} \ge V_{OUT} + 1 \text{ V}, \text{PWM mode}$	-1.0%		1.0%		
	TP\$62086, TP\$62087 <sup>(1)</sup>	$I_{OUT} = 0 \text{ A}, V_{IN} \ge V_{OUT} + 1 \text{ V}, \text{ PFM mode}$	-1.0%		2.1%		
V	Foodbook regulation voltage (1)(2)	$I_{OUT} = 1A$ , $V_{IN} \ge V_{OUT} + 1$ V, PWM mode	792	800	808	mV	
$V_{FB}$	Feedback regulation voltage <sup>(1)(2)</sup>	$I_{OUT} = 0 \text{ A}, V_{IN} \ge V_{OUT} + 1 \text{ V}, \text{ PFM mode}$	792	800	817		
I <sub>FB,LKG</sub>	Feedback input leakage current	V <sub>FB</sub> = 1 V		0.01	0.1	μA	
R <sub>DIS</sub>	Output discharge resistor	$EN = LOW, V_{OUT} = 1.8 V$		260		Ω	
	Line regulation	$I_{OUT} = 1$ A, $V_{IN} = 2.5$ V to 6.0 V		0.02		%/V	
	Load regulation	I <sub>OUT</sub> = 0.5 A to 3 A		0.16		%/A	
POWER	SWITCH						
	High-side FET ON-resistance	I <sub>SW</sub> = 500 mA		31	56	mΩ	
R <sub>DS(on)</sub>	Low-side FET ON-resistance	I <sub>SW</sub> = 500 mA		23	45	mΩ	
I <sub>LIM</sub>	High-side FET switch current limit		3.7	4.6	5.5	А	
f <sub>SW</sub>	PWM switching frequency	I <sub>OUT</sub> = 1 A		2.4		MHz	

(1) For more information, see *Power Save Mode*.

(2) Conditions: L = 0.47  $\mu$ H, C<sub>OUT</sub> = 22  $\mu$ F

## 8.6 Typical Characteristics




Figure 1. Switching Frequency

TEXAS INSTRUMENTS

www.ti.com


## 9 Detailed Description

### 9.1 Overview

The TPS62085, TPS62086, and TPS62087 synchronous step-down converters are based on the DCS-Control (Direct Control with Seamless transition into Power Save Mode) topology. This is an advanced regulation topology that combines the advantages of hysteretic, voltage, and current mode control schemes.

The DCS-Control topology operates in PWM (pulse width modulation) mode for medium to heavy load conditions and in Power Save Mode at light load currents. In PWM mode, the converter operates with its nominal switching frequency of 2.4 MHz, having a controlled frequency variation over the input voltage range. As the load current decreases, the converter enters Power Save Mode, reducing the switching frequency and minimizing the IC quiescent current to achieve high efficiency over the entire load current range. Because DCS-Control supports both operation modes (PWM and PFM) within a single building block, the transition from PWM mode to Power Save Mode is seamless and without effects on the output voltage. Fixed output voltage version provides smallest solution size combined with lowest no load current. The devices offer both excellent DC voltage and superior load transient regulation, combined with very low output voltage ripple, minimizing interference with RF circuits.

## 9.2 Functional Block Diagram





#### 9.3 Feature Description

١/

#### 9.3.1 Power Save Mode

As the load current decreases, the TPS62085, TPS62086, and TPS62087 enter Power Save Mode operation. During Power Save Mode, the converter operates with reduced switching frequency and with a minimum quiescent current maintaining high efficiency. The power save mode occurs when the inductor current becomes discontinuous. Power Save Mode is based on a fixed on-time architecture, as related in Equation 1. The switching frequency over the whole load current range is also shown in Figure 1 for a typical application.

$$t_{ON} = 420 \text{ ns} \times \frac{v_{OUT}}{V_{IN}}$$
$$f_{PFM} = \frac{2 \times I_{OUT}}{t_{ON}^2 \times \frac{V_{IN}}{V_{OUT}} \times \frac{V_{IN} - V_{OUT}}{L}}$$

(1)

(2)

In Power Save Mode, the output voltage rises slightly above the nominal output voltage, as shown in Figure 8. This effect is minimized by increasing the output capacitor or inductor value. The output voltage accuracy in PFM operation is reflected in the electrical specification table and given for a 22-µF output capacitor.

#### 9.3.2 100% Duty Cycle Low Dropout Operation

The devices offer low input-to-output voltage difference by entering 100% duty cycle mode. In this mode, the high-side MOSFET switch is constantly turned on and the low-side MOSFET is switched off. This is particularly useful in battery powered applications to achieve the longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage to maintain output regulation, depending on the load current and output voltage can be calculated as:

$$V_{\rm IN,MIN} = V_{\rm OUT} + I_{\rm OUT,MAX} \times (R_{\rm DS(on)} + R_{\rm L})$$

with

- V<sub>IN,MIN</sub> = Minimum input voltage to maintain an output voltage
- I<sub>OUT,MAX</sub> = Maximum output current
- R<sub>DS(on)</sub> = High-side FET ON-resistance
- R<sub>L</sub> = Inductor ohmic resistance (DCR)

#### 9.3.3 Soft Start

The TPS62085, TPS62086, and TPS62087 have an internal soft-start circuitry which monotonically ramps up the output voltage and reaches the nominal output voltage during a soft-start time of typically 0.8 ms. This avoids excessive inrush current and creates a smooth output voltage slope. It also prevents excessive voltage drops of primary cells and rechargeable batteries with high internal impedance. The device is able to start into a prebiased output capacitor. The device starts with the applied bias voltage and ramps the output voltage to its nominal value.

#### 9.3.4 Switch Current Limit and Hiccup Short-Circuit Protection

The switch current limit prevents the devices from high inductor current and from drawing excessive current from the battery or input voltage rail. Excessive current might occur with a shorted or saturated inductor or a heavy load or shorted output circuit condition. If the inductor current reaches the threshold  $I_{LIM}$ , the high-side MOSFET is turned off and the low-side MOSFET is turned on to ramp down the inductor current. When this switch current limits is triggered 32 times, the devices stop switching and enable the output discharge. The devices then automatically start a new start-up after a typical delay time of 66 µs has passed. This is named HICCUP short-circuit protection. The devices repeat this mode until the high load condition disappears.

#### 9.3.5 Undervoltage Lockout

To avoid misoperation of the device at low input voltages, an undervoltage lockout (UVLO) is implemented, which shuts down the devices at voltages lower than  $V_{UVLO}$  with a hysteresis of 200 mV.

Copyright © 2013–2015, Texas Instruments Incorporated



### Feature Description (continued)

#### 9.3.6 Thermal Shutdown

The device goes into thermal shutdown and stops switching when the junction temperature exceeds  $T_{JSD}$ . When the device temperature falls below the threshold by 20°C, the device returns to normal operation automatically.

### 9.4 Device Functional Modes

#### 9.4.1 Enable and Disable

The devices are enabled by setting the EN pin to a logic HIGH. Accordingly, shutdown mode is forced if the EN pin is pulled LOW with a shutdown current of typically  $0.7 \mu A$ .

In shutdown mode, the internal power switches as well as the entire control circuitry are turned off. An internal resistor of 260  $\Omega$  discharges the output through the VOS pin smoothly. The output discharge function also works when thermal shutdown, UVLO, or short-circuit protection are triggered.

An internal pulldown resistor of 400 k $\Omega$  is connected to the EN pin when the EN pin is LOW. The pulldown resistor is disconnected when the EN pin is HIGH.

#### 9.4.2 Power Good

The TPS62085, TPS62086, and TPS62087 have a power good output. The power good goes high impedance once the output is above 95% of the nominal voltage, and is driven low once the output voltage falls below typically 90% of the nominal voltage. The PG pin is an open-drain output and is specified to sink up to 1 mA. The power good output requires a pullup resistor connecting to any voltage rail less than 6 V. The power good goes low when the devices are disabled or in thermal shutdown. When the devices are in UVLO, the PG pin is high impedance.

The PG signal can be used for sequencing of multiple rails by connecting it to the EN pin of other converters. Leave the PG pin unconnected when not used.

8



## **10** Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### **10.1** Application Information

The TPS62085 is a synchronous step-down converter in which output voltage is adjusted by component selection. The following section discusses the design of the external components to complete the power supply design for several input and output voltage options by using typical applications as a reference. The TPS62086 and TPS62087 devices provide a fixed output voltage which does not need an external resistor divider.

### **10.2 Typical Application**




Figure 2. 1.2-V Output Voltage Application

#### 10.2.1 Design Requirements

For this design example, use the parameters listed in Table 1 as the input parameters.

#### **Table 1. Design Parameters**

DESIGN PARAMETER	EXAMPLE VALUE		
Input voltage	2.5 V to 6 V		
Output voltage	1.2 V		
Output ripple voltage	<20 mV		
Maximum output current	3 A		

Table 2 lists the components used for the example.

 Table 2. List of Components

REFERENCE	DESCRIPTION	MANUFACTURER
C1	10 µF, Ceramic capacitor, 6.3 V, X7R, size 0805, GRM21BR71A106ME51L	Murata
C2	22 µF, Ceramic capacitor, 6.3 V, X5R, size 0805, GRM21BR60J226ME39L	Murata
L1	0.47 μH, Power Inductor, size 4 mm × 4 mm × 1.5 mm, XFL4015-471ME	Coilcraft
R1	Depending on the output voltage, 1%, size 0603; 0 $\Omega$ for TPS62086, TPS62087	Std
R2	162 kΩ, Chip resistor, 1/16 W, 1%, size 0603; open for TPS62086, TPS62087	Std
R3	1 MΩ, Chip resistor, 1/16 W, 1%, size 0603	Std

#### 10.2.2 Detailed Design Procedure

#### 10.2.2.1 Setting The Output Voltage

The output voltage is set by an external resistor divider according to Equation 3:

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) = 0.8 \text{ V} \times \left(1 + \frac{R1}{R2}\right)$$

R2 must not be higher than 180 k $\Omega$  to achieve high efficiency at light load while providing acceptable noise sensitivity. Lowest operating quiescent current and best output voltage accuracy are achieved with the fixed output voltage versions. For the fixed output voltage versions, the FB pin must be connected to the output.

#### 10.2.2.2 Output Filter Design

The inductor and the output capacitor together provide a low-pass filter. To simplify the selection process, Table 3 outlines possible inductor and capacitor value combinations for most applications.

NOMINAL L [µH] <sup>(1)</sup>	NOMINAL C <sub>OUT</sub> [µF] <sup>(2)</sup>									
	10	22	47	100	150					
0.47		+ <sup>(3)</sup>	+	+	+					
1	+	+	+	+	+					
2.2										

 Table 3. Matrix of Output Capacitor and Inductor Combinations

(1) Inductor tolerance and current derating is anticipated. The effective inductance can vary by 20% and -30%.

(2) Capacitance tolerance and bias voltage derating is anticipated. The effective capacitance can vary by 20% and –50%.

(3) Typical application configuration. Other '+' mark indicates recommended filter combinations.

#### 10.2.2.3 Inductor Selection

The main parameter for the inductor selection is the inductor value and then the saturation current of the inductor. To calculate the maximum inductor current under static load conditions, Equation 4 is given.

$$I_{L,MAX} = I_{OUT,MAX} + \frac{\Delta I_L}{2}$$

$$\Delta I_{L} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f_{SW}}$$

where

- I<sub>OUT,MAX</sub> = Maximum output current
- ΔI<sub>L</sub> = Inductor current ripple
- f<sub>SW</sub> = Switching frequency
- L = Inductor value

(4)

TI recommends choosing the saturation current for the inductor 20% to 30% higher than the  $I_{L,MAX}$ , out of Equation 4. A higher inductor value is also useful to lower ripple current but increases the transient response time as well. The following inductors are recommended to be used in designs.

INDUCTANCE [µH]	CURRENT RATING [A]	DIMENSIONS L × W × H [mm <sup>3</sup> ]	DC RESISTANCE [mΩ typical]	PART NUMBER
0.47	6.6	4 × 4 × 1.5	7.6	Coilcraft XFL4015-471
0.47	4.7	3.2 × 2.5 × 1.2	21	TOKO DFE322512-R47N
1	5.1	4 × 4 × 2	10.8	Coilcraft XFL4020-102

Table 4. List of Recommended Inductors

#### 10.2.2.4 Capacitor Selection

The input capacitor is the low-impedance energy source for the converters which helps to provide stable operation. A low ESR multilayer ceramic capacitor is recommended for best filtering and must be placed between VIN and GND as close as possible to those pins. For most applications,  $10 \ \mu$ F is sufficient, though a larger value reduces input current ripple.



The architecture of the TPS62085, TPS62086, and TPS62087 allows the use of tiny ceramic output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep its low resistance up to high frequencies and to get narrow capacitance variation with temperature, TI recommends using X7R or X5R dielectrics. The recommended typical output capacitor value is  $22 \ \mu\text{F}$ ; this capacitance can vary over a wide range as outline in the output filter selection table.

A feed-forward capacitor is not required for device proper operation.

### 10.2.3 Application Curves


 $V_{IN}$  = 3.6 V,  $V_{OUT}$  = 1.2 V,  $T_A$  = 25 °C, unless otherwise noted


Table	5.	Table	of	Graphs	
-------	----	-------	----	--------	--

		FIGURE							
	TPS62085, V <sub>OUT</sub> = 0.95 V	Figure 3							
Efficiency	Figure 4								
Enciency	Figure 5								
	TPS62087, V <sub>OUT</sub> = 1.8 V	Figure 6							
Line Regulation	TPS62085	Figure 7							
Load Regulation	TPS62085	Figure 8							
Switching Frequency	TPS62085	Figure 1							
	TPS62085, PWM Operation (Load = 3 A)								
	TPS62085, PFM Operation (Load = 100 mA)	Figure 10							
	TPS62085, Load Sweep (Load = Open to 3 A)								
	TPS62085, Start-Up (Load = $0.47 \Omega$ )	Figure 12							
	TPS62085, Start-Up (Load = Open)	Figure 13							
Waveforms	TPS62085, Shutdown (Load = 0.47 Ω)								
Waveloinis	Figure 15								
	Figure 16								
	TPS62085, Load Transient (Load = 50 mA to 3 A)								
	TPS62085, Output Short-Circuit Protection (Load = $0.47 \Omega$ , Entry)	Figure 18							
	TPS62085, Output Short-Circuit Protection (Load = $0.47 \Omega$ , Recovery)	Figure 19							
	TPS62085, Output Short-Circuit Protection (Load = $0.47 \Omega$ , HICCUP Zoom In)	Figure 20							
100 90 80 70 60 50 0.001	0.010 0.100 1.000 0.001 0.010	Vin = 2.5 V Vin = 3.3 V Vin = 4.2 V Vin = 5.0 V 0.100 1.000 out (A)							
	Figure 3. Efficiency Figure 4.	Efficiency							

Texas **NSTRUMENTS** 

## TPS62085, TPS62086, TPS62087












## TPS62085, TPS62086, TPS62087





## **11** Power Supply Recommendations

The device is designed to operate from an input voltage supply range from 2.5 V to 6 V. Ensure that the input power supply has a sufficient current rating for the application.

## 12 Layout

## 12.1 Layout Guidelines

The printed-circuit-board (PCB) layout is an important step to maintain the high performance of the TPS62085, TPS62086, and TPS62087 devices.

The input and output capacitors and the inductor must be placed as close as possible to the IC. This keeps the traces short. Routing these traces direct and wide results in low trace resistance and low parasitic inductance. The low side of the input and output capacitors must be connected directly to the GND pin to avoid a ground potential shift. The sense traces connected to FB and VOS pins are signal traces. Special care must be taken to avoid noise being induced. By a direct routing, parasitic inductance can be kept small. GND layers might be used for shielding. Keep these traces away from SW nodes. See Figure 21 for the recommended PCB layout.

## 12.2 Layout Example




Figure 21. PCB Layout Recommendation

## **12.3 Thermal Considerations**

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power dissipation limits of a given component.

Two basic approaches for enhancing thermal performance are:

- Improving the power dissipation capability of the PCB design
- Introducing airflow in the system

The Thermal Data section in the *TPS62085EVM-169 Evaluation Module User's Guide* (SLVU809) provides the thermal metric of the device on the EVM after considering the PCB design of real applications. The big copper planes connecting to the pads of the IC on the PCB improve the thermal performance of the device. For more details on how to use the thermal parameters, see the *Thermal Characteristics Application Notes*, SZZA017 and SPRA953.

TEXAS INSTRUMENTS

www.ti.com

## **13** Device and Documentation Support

### **13.1 Device Support**

### 13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### **13.2 Documentation Support**

#### 13.2.1 Related Documentation

For related documentation, see the following:

- TPS62085EVM-169 Evaluation Module User's Guide, SLVU809
- Thermal Characteristics Application Note, SZZA017
- Thermal Characteristics Application Note, SPRA953

### 13.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY				
TPS62085	Click here	Click here	Click here	Click here	Click here				
TPS62086	Click here	Click here	Click here	Click here	Click here				
TPS62087	Click here	Click here	Click here	Click here	Click here				

### Table 6. Related Links

## **13.4 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 13.5 Trademarks

DCS-Control, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

#### 13.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 13.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.




## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

# **PACKAGE OUTLINE**

## VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



# **EXAMPLE BOARD LAYOUT**

## VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)


- 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 5. Vias should not be placed on soldering pads unless they are plugged or plated shut.



## **EXAMPLE STENCIL DESIGN**

## VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS62085RLTR	ACTIVE	VSON-HR	RLT	7	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PD5Q	Samples
TPS62085RLTT	ACTIVE	VSON-HR	RLT	7	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PD5Q	Samples
TPS62086RLTR	ACTIVE	VSON-HR	RLT	7	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PD4Q	Samples
TPS62086RLTT	ACTIVE	VSON-HR	RLT	7	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PD4Q	Samples
TPS62087RLTR	ACTIVE	VSON-HR	RLT	7	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PD3Q	Samples
TPS62087RLTT	ACTIVE	VSON-HR	RLT	7	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PD3Q	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## PACKAGE OPTION ADDENDUM

22-Mar-2016

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62085RLTR	VSON- HR	RLT	7	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS62085RLTT	VSON- HR	RLT	7	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS62086RLTR	VSON- HR	RLT	7	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS62086RLTT	VSON- HR	RLT	7	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS62086RLTT	VSON- HR	RLT	7	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS62087RLTR	VSON- HR	RLT	7	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS62087RLTT	VSON- HR	RLT	7	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

6-Dec-2016




\*All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TPS62085RLTR VSON-HR RLT 7 3000 210.0 185.0 35.0 7 TPS62085RLTT VSON-HR RLT 250 210.0 185.0 35.0 7 TPS62086RLTR VSON-HR RLT 3000 210.0 185.0 35.0 TPS62086RLTT VSON-HR RLT 210.0 185.0 35.0 7 250 7 TPS62086RLTT VSON-HR RLT 250 203.0 203.0 35.0 TPS62087RLTR VSON-HR RLT 7 3000 210.0 185.0 35.0 TPS62087RLTT VSON-HR RLT 7 210.0 185.0 35.0 250

# **PACKAGE OUTLINE**

## VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



# **EXAMPLE BOARD LAYOUT**

## VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)


- 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 5. Vias should not be placed on soldering pads unless they are plugged or plated shut.



## **EXAMPLE STENCIL DESIGN**

## VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated