





TPS62090, TPS62091, TPS62092, TPS62093

SLVSAW2C - MARCH 2012-REVISED OCTOBER 2016

TPS6209x 3-A High Efficiency Synchronous Step Down Converter with DCS-Control™

1 Features

- 2.5 V to 6 V Input Voltage Range
- DCS-Control[™]

Texas

95% Converter Efficiency

INSTRUMENTS

- Power Save Mode
- 20 µA Operating Quiescent Current
- 100% Duty Cycle for Lowest Dropout
- 2.8 MHz/1.4 MHz Typical Switching Frequency
- 0.8 V to V_{IN} Adjustable Output Voltage
- Fixed Output Voltage Versions
- **Output Discharge Function**
- Adjustable Softstart
- **Hiccup Short Circuit Protection**
- **Output Voltage Tracking**
- Pin-to-pin compatible with TPS62095

Applications 2

- **Distributed Power Supplies**
- Notebook, Netbook Computers
- Hard Disk Drivers (HDD)
- Solid State Drives (SSD)
- Processor Supply
- **Battery Powered Applications**

Typical Application Schematic

2

sw

SW

vos

FB

PG

FREQ

AGNE

PGND PGND

L1 470 nH

Vout -O 1.8 V/3 A

C.2

22 μF

O

-

R3

Copyright © 2016, Texas Instruments Incorporated

500 kQ

Power Good

TPS62093

PVIN

PVIN

AVIN

ΕN

CP

CN

SS

14 15

11

10

3 Description

Tools &


The TPS6209x devices are a family of high frequency synchronous step down converters optimized for small solution size, high efficiency and suitable for battery powered applications. To maximize efficiency, the converters operate in pulse width modulation (PWM) mode with a nominal switching frequency of 2.8 MHz/1.4 MHz and automatically enter power save mode operation at light load currents. When used in distributed power supplies and point of load regulation, the devices allow voltage tracking to other voltage rails and tolerate output capacitors ranging from 10 µF up to 150 µF and beyond. Using the DCS-Control[™] topology the devices achieve excellent load transient performance and accurate output voltage regulation.

The output voltage start-up ramp is controlled by the softstart pin, which allows operation as either a standalone power supply or in tracking configurations. Power sequencing is also possible by configuring the enable and power good pins. In power save mode, the devices operate at typically 20 µA quiescent current. Power save mode is entered automatically and seamlessly maintaining high efficiency over the entire load current range.

Device Information⁽¹⁾

DEVICE NAME	PACKAGE	BODY SIZE (NOM)					
TPS62090							
TPS62091		3.00 mm x 3.00 mm					
TPS62092	QFN (16)	3.00 mm x 3.00 mm					
TPS62093							

For all available packages, see the orderable addendum at (1) the end of the data sheet.



Efficiency vs Output Current

Vin 2.5 V to 6 V O

C1

10 μF

C3

10 nF

C4 10 nF

Table of Contents

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Dev	ice Comparison Table 3
6	Pin	Configuration and Functions
7	Spe	cifications 4
	7.1	Absolute Maximum Ratings 4
	7.2	ESD Ratings 4
	7.3	Recommended Operating Conditions 4
	7.4	Thermal Information 4
	7.5	Electrical Characteristics 5
	7.6	Typical Characteristics 6
8	Deta	ailed Description7
	8.1	Overview7
	8.2	Functional Block Diagram 8
	8.3	Feature Description

	8.4	Device Functional Modes	11
9	Арр	lication and Implementation	13
	9.1	Application Information	13
	9.2	Typical Applications	13
10	Pow	ver Supply Recommendations	19
11	Lay	out	19
	11.1	Layout Guideline	19
	11.2	Layout Example	19
12	Dev	ice and Documentation Support	20
	12.1	Device Support	20
	12.2	Related Links	20
	12.3	Receiving Notification of Documentation Updates	20
	12.4	Community Resources	20
	12.5	Trademarks	20
	12.6	Electrostatic Discharge Caution	20
	12.7		20
13	Mec Info	hanical, Packaging, and Orderable mation	21

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (April 2014) to Revision C

•	Changed Feature bullet text From "Two Level" To "Hiccup"; and, deleted "Wide Output Capacitance Selection" bullet	1
•	Added CN and CP pin absolute maximum ratings	4
•	Moved Storage Temp spec to the "Absolute Maximum Ratings" table	4
•	Added Feedback voltage accuracy at T _J = 25°C	5
•	Changed Legend in Figure 2 and Figure 4 to show correct voltages	6
•	Updated Voltage Tracking (SS) section	9
•	Added Charge Pump (CP, CN) section	11
•	Updated PCB layout example	19
•	Added Community Resources section	20

Changes from Revision A (March 2012) to Revision B

•	Changed the data sheet to meet the new TI standard Format	1
•	Changed the Typical Characteristics. Moved graphs to the Application and Implementation section	6
•	Added the Layout section	19

Changes from Original (March 2012) to Revision A

2

•	Changed the FUNCTIONAL BLOCK DIAGRAM	. 8
•	Changed R1 and R2 values in Figure 9	13

Product Folder Links: TPS62090 TPS62091 TPS62092 TPS62093

www.ti.com



Page

Page


Page



5 Device Comparison Table

DEVICE NUMBER	OUTPUT VOLTAGE
TPS62090RGT	Adjustable
TPS62091RGT	3.3 V
TPS62092RGT	2.5 V
TPS62093RGT	1.8 V

6 Pin Configuration and Functions



NOTE: *The exposed thermal pad is connected to AGND.

Pin Functions

PIN		1/0	DESCRIPTION	
NO.	NAME	1/0	DESCRIPTION	
1, 2	1, 2 SW I/O Switch pin of the power stage.		Switch pin of the power stage.	
3	FREQ	I	This pin selects the switching frequency of the device. FREQ = Low sets the typical switching frequency to 2.8 MHz. FREQ = High sets the typical switching frequency to 1.4 MHz. This pin has an active pull down resistor of typically 400 k Ω and can be left floating for 2.8 MHz operation.	
4	PG	0	Power good open drain output. This pin is high impedance if the output voltage is within regulation. This pin is pulled low if the output is below its nominal value. The pull up resistor can not be connected to any voltage higher than the input voltage of the device.	
5	FB	I	Feedback pin of the device. For the adjustable version, connect a resistor divider to set the output voltage. For the fixed output voltage versions this pin may be connected to GND for improved thermal performance and has a pull down resistor of typically 400 kΩ, which is active when EN is low.	
6	AGND		Analog ground.	
7	CP	I/O	Internal charge pump flying capacitor. Connect a 10 nF capacitor between CP and CN.	
8	CN	I/O	Internal charge pump flying capacitor. Connect a 10 nF capacitor between CP and CN.	
9	SS	I	Softstart control pin. A capacitor is connected to this pin and sets the softstart time. Leaving this pin floating sets the minimum start-up time.	
10	AVIN	I	Bias supply input voltage pin.	
11,12	PVIN	Ι	Power supply input voltage pin.	
13	13 EN I Device enable. To enable the device this pin needs to be pulled high. Pulling this pin low disables the device. This pin low disables the device. This pin low disables the device. This pin low disables the device this pin low disables the device. This pin low disables the device this pin low disables the device. This pin low disables the device this pin low disables the device. This pin low disables the device this pin low disables the device. This pin low disables the device the d		Device enable. To enable the device this pin needs to be pulled high. Pulling this pin low disables the device. This pin has a pull down resistor of typically 400 k Ω , which is active when EN is low.	
14,15	PGND		Power ground connection.	
16	VOS	Ι	Output voltage sense pin. This pin needs to be connected to the output voltage.	
Exposed	Thermal Pad	-	The exposed thermal pad is connected to AGND. It must be soldered for mechanical reliability.	

SLVSAW2C - MARCH 2012 - REVISED OCTOBER 2016

7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

Over operating free-air temperature range (unless otherwise noted)

		VA	LUE	
		MIN	MAX	UNIT
	PVIN, AVIN, FB, SS, EN, FREQ, VOS	-0.3	7	
Voltage range ⁽²⁾	SW, PG	-0.3	V _{IN} + 0.3	V
	CN, CP	-0.3	V _{IN} + 7.0	
Power Good sink current	PG		1	mA
Operating junction temperatu	ire, T _J	-40	150	°C
Storage temperature, T _{stg}		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground pin.

7.2 ESD Ratings

			VALUE	UNIT
	Flootroototio	Human body model (HBM) per ANSI/ESDA/JEDEC JS-001, all pins $^{(1)}$	±2000	V
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins $^{\rm (2)}$	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions⁽¹⁾

		MIN	TYP MAX	UNIT
V _{IN}	Input voltage range V _{IN}	2.5	6	V
T _A	Operating ambient temperature	-40	85	°C
TJ	Operating junction temperature	-40	125	°C

(1) See the application section for further information

7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	TPS6209x	
		QFN (16 PINS)	UNIT
R_{\thetaJA}	Junction-to-ambient thermal resistance	47	°C/W
R _{0JCtop}	Junction-to-case (top) thermal resistance	60	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	20	°C/W
ΨJT	Junction-to-top characterization parameter	1.5	°C/W
ΨJB	Junction-to-board characterization parameter	20	°C/W
$R_{\theta JCbot}$	Junction-to-case (bottom) thermal resistance	5.3	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

4

7.5 Electrical Characteristics

 V_{IN} = 3.6 V, T_A = -40°C to 85°C, typical values are at T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPL	Y					
V _{IN}	Input voltage range		2.5		6	V
QIN	Quiescent current	Not switching, FB = FB +5%, into PVIN and AVIN		20		μA
sd	Shutdown current	Into PVIN and AVIN		0.6	5	μA
UVLO	Undervoltage lockout threshold	V _{IN} falling	2.1	2.2	2.3	V
UVLO	Undervoltage lockout hysteresis			200		mV
	Thermal shutdown	Temperature rising		150		°C
	Thermal shutdown hysteresis			20		°C
Control	I SIGNALS EN, FREQ	·				
V _H	High level input voltage	V _{IN} = 2.5 V to 6 V	1	0.65		V
VL	Low level input voltage	V _{IN} = 2.5 V to 6 V		0.6	0.4	V
l _{lkg}	Input leakage current	EN, FREQ = GND or V _{IN}		10	100	nA
R _{PD}	Pull down resistance			400		kΩ
Softsta	rt					
ISS	Softstart current		6.3	7.5	8.7	μA
POWER	R GOOD	·				
.,		Output voltage rising	93%	95%	97%	
V _{th}	Power good threshold	Output voltage falling	88%	90%	92%	
VL	Low level voltage	$I_{(sink)} = 1 \text{ mA}$			0.4	V
- I _{PG}	PG sinking current	(only)			1	mA
l _{lkg}	Leakage current	V _{PG} = 3.6 V		10	100	nA
	R SWITCH	+ · · · ·	-			
_	High side FET on-resistance	I _{SW} = 500 mA		50		mΩ
R _{DS(on)}	Low side FET on-resistance	I _{SW} = 500 mA		40		mΩ
I _{LIM}	High side FET switch current limit		3.7	4.6	5.5	А
		FREQ = GND, I _{OUT} = 3 A		2.8		MHz
f _s	Switching frequency	FREQ = VIN, I _{OUT} = 3 A		1.4		MHz
OUTPU	Т					
Vs	Output voltage range		0.8		V _{IN}	V
R _{od}	Output discharge resistor	EN = GND, V _{OUT} = 1.8 V		200		Ω
V _{FB}	Feedback regulation voltage			0.8		V
		$V_{IN} \ge V_{OUT} + 1 V$, TPS62090 adjustable output version				
		$I_{OUT} = 1 \text{ A}, \text{PWM mode}, \text{T}_{J} = 25^{\circ}\text{C}$	-1%		+1%	
	Feedback voltage	I _{OUT} = 1 A, PWM mode	-1.4%		+1.4%	
V _{FB}	accuracy ⁽¹⁾ ⁽²⁾⁽³⁾	$I_{OUT} = 0$ mA, FREQ = 2.8 MHz, $V_{OUT} \ge 0.8$ V, PFM mode	-1.4%		+3%	
		$I_{OUT} = 0$ mA, FREQ = 1.4 MHz, $V_{OUT} \ge 1.2$ V, PFM mode	-1.4%		+3%	
	$I_{OUT} = 0$ mA, FREQ = 1.4 MHz, $V_{OUT} < 1.2V$, PFM mode	-1.4%		+3.7%		
FB	Feedback input bias current	$V_{FB} = 0.8 \text{ V}, \text{TPS62090}$ adjustable output version		10	100	nA
. D		$V_{\text{IN}} \ge V_{\text{OUT}} + 1 \text{ V}$, fixed output voltage				
V _{OUT}	Output voltage accuracy (2)(3)	$I_{OUT} = 1 \text{ A, PWM mode}$	-1.4%		+1.4%	
VOUT Output voltage accuracy	Calpar rollage doodidoy	$I_{OUT} = 0$ mA, FREQ = High and Low, PFM mode	-1.4%		+2.5%	
		100 = 0 mm, 1 mm = 1 mm and 1000, 1 mm mode	1.4/0		12.0/0	
	Line regulation	V _{OUT} = 1.8 V, PWM operation		0.016		%/V


(1) For output voltages < 1.2 V, use a 2 x 22 μ F output capacitance to achieve +3% output voltage accuracy. (2) Conditions: f = 2.8 MHz, L = 0.47 μ H, C_{OUT} = 22 μ F or f = 1.4 MHz, L = 1 μ H, C_{OUT} = 22 μ F. (3) For more information, see the *Power Save Mode Operation* section of this data sheet.

Copyright © 2012–2016, Texas Instruments Incorporated

Submit Documentation Feedback 5



7.6 Typical Characteristics



6



8 Detailed Description

8.1 Overview

The TPS6209x synchronous switched mode converters are based on DCS-Control[™] (direct control with seamless transition into power save mode). This is an advanced regulation topology that combines the advantages of hysteretic and voltage mode control.

The DCS-Control[™] topology operates in pulse width modulation (PWM) mode for medium to heavy load conditions and in power save mode at light load currents. In PWM, the converter operates with its nominal switching frequency of 2.8 MHz/1.4 MHz having a controlled frequency variation over the input voltage range. As the load current decreases, the converter enters power save mode, reducing the switching frequency and minimizing the IC quiescent current to achieve high efficiency over the entire load current range. DCS-Control[™] supports both operation modes (PWM and PFM) using a single building block having a seamless transition from PWM to power save mode without effects on the output voltage. Fixed output voltage versions provide smallest solution size combined with lowest quiescent current. The TPS6209x family offers excellent DC voltage regulation and load transient regulation, combined with low output voltage ripple, minimizing interference with RF circuits.




TPS62090, TPS62091, TPS62092, TPS62093

SLVSAW2C-MARCH 2012-REVISED OCTOBER 2016

www.ti.com

8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

- (1) R1, R2, R3 are implemented in the fixed output voltage version only.
- (2) The resistors are disconnected when the pins are high.

8.3 Feature Description

8.3.1 Enable and Disable (EN)

The device is enabled by setting the EN pin to a logic high. Accordingly, shutdown mode is forced if the EN pin is pulled low with a shutdown current of typically 0.6 μ A. In shutdown mode, the internal power switches as well as the entire control circuitry are turned off. An internal resistor of 200 Ω discharges the output through the VOS pin smoothly. An internal pull-down resistor of 400 k Ω is connected to the EN pin when the EN pin is low. The pulldown resistor is disconnected when the EN pin is high.

8



Feature Description (continued)

8.3.2 Softstart (SS) and Hiccup Current Limit During Startup

To minimize inrush current during start up, the device has an adjustable softstart depending on the capacitor value connected to the SS pin. The device charges the softstart capacitor with a constant current of typically 7.5 μ A. The feedback voltage follows this voltage with a fraction of 1.56 until the internal reference voltage of 0.8 V is reached. The softstart operation is completed once the voltage at the softstart capacitor has reached typically 1.25 V. The soft-start time can be calculated using Equation 1. The larger the softstart capacitor the longer the softstart time. The relation between softstart voltage and feedback voltage can be estimated using Equation 2.

$$t_{SS} = C_{SS} \times \frac{1.25V}{7.5\mu A}$$

$$V_{FB} = \frac{V_{SS}}{1.56}$$
(1)

During startup, the switch current limit is reduced to 1/3 (~1.5 A) of its typical current limit of 4.6 A. Once the output voltage exceeds typically 0.6 V, the current limit is released to its nominal value. The device provides a reduced load current of ~1.5 A when the output voltage is below typically 0.6 V. Due to this, a small or no softstart time may trigger the short circuit protection during startup especially for larger output capacitors. This is avoided by using a larger softstart capacitance to extend the softstart time. See *Short Circuit Protection (Hiccup-Mode)* for details of the reduced current limit during startup. Leaving the softstart pin floating sets the minimum start-up time (around 50µs).

8.3.3 Voltage Tracking (SS)

The SS pin is externally driven by another voltage source to achieve output voltage tracking. The application circuit is shown in Figure 7. The internal reference voltage follows the voltage at the SS pin with a fraction of 1.56 until the internal reference voltage of 0.8 V is reached. The device achieves ratiometric or coincidental (simultaneous) output tracking, as shown in Figure 8.




Figure 7. Output Voltage Tracking

TPS62090, TPS62091, TPS62092, TPS62093 SLVSAW2C – MARCH 2012–REVISED OCTOBER 2016



Feature Description (continued)




Figure 8. Voltage Tracking Options

The R2 value should be set properly to achieve accurate voltage tracking by taking 7.5 μ A soft startup current into account. 1 k Ω or smaller is a sufficient value for R2.

For decreasing the SS pin voltage, the device doesn't sink current from the output when the device is in power save mode. So the resulting decreases of the output voltage may be slower than the SS pin voltage if the load is light. When driving the SS pin with an external voltage, do not exceed the voltage rating of the SS pin which is 7 V.

8.3.4 Short Circuit Protection (Hiccup-Mode)

The device is protected against hard short circuits to GND and over-current events. This is implemented by a two level short circuit protection. During start-up and when the output is shorted to GND the switch current limit is reduced to 1/3 of its typical current limit of 4.6 A. Once the output voltage exceeds typically 0.6 V the current limit is released to its nominal value. The full current limit is implemented as a hiccup current limit. Once the internal current limit is triggered 32 times the device stops switching and starts a new start-up sequence after a typical delay time of 66 µs passed by. The device will go through these cycles until the high current condition is released.

8.3.5 Output Discharge Function

To make sure the device starts up under defined conditions, the output gets discharged via the VOS pin with a typical discharge resistor of 200 Ω whenever the device shuts down. This happens when the device is disabled or if thermal shutdown, undervoltage lockout or short circuit hiccup-mode is triggered.

8.3.6 Power Good Output (PG)

The power good output is low when the output voltage is below its nominal value. The power good becomes high impedance once the output is within 5% of regulation. The PG pin is an open drain output and is specified to typically sink up to 1 mA. This output requires a pull-up resistor to be monitored properly. The pull-up resistor cannot be connected to any voltage higher than the input voltage of the device. The PG output is low when the device is disabled, in thermal shutdown or UVLO. The PG output can be left floating if unused.



Feature Description (continued)

8.3.7 Frequency Set Pin (FREQ)

The FREQ pin is a digital logic input which sets the nominal switching frequency. Pulling this pin to GND sets the nominal switching frequency to 2.8 MHz and pulling this pin high sets the nominal switching frequency to 1.4 MHz. Since this pin changes the switching frequency it also changes the on-time during pulse frequency modulation (PFM) mode. At 1.4 MHz the on-time is twice the on-time as operating at 2.8 MHz. This pin has an active pull-down resistor of typically 400 k Ω . For applications where efficiency is of highest importance, a lower switching frequency should be selected. A higher switching frequency allows the use of smaller external components, faster load transient response and lower output voltage ripple when using same L-C values.

8.3.8 Undervoltage Lockout (UVLO)

To avoid mis-operation of the device at low input voltages, an undervoltage lockout is included. UVLO shuts down the device at input voltages lower than typically 2.2 V with a 200 mV hysteresis.

8.3.9 Thermal Shutdown

The device goes into thermal shutdown once the junction temperature exceeds typically 150°C with a 20°C hysteresis.

8.3.10 Charge Pump (CP, CN)

The CP and CN pins must attach to an external 10 nF capacitor to complete a charge pump for the gate driver. This capacitor must be rated for the input voltage. It is not recommended to connect any other circuits to the CP or CN pins.

8.4 Device Functional Modes

8.4.1 Pulse Width Modulation Operation

At medium to heavy load currents, the device operates with pulse width modulation (PWM) at a nominal switching frequency of 2.8 MHz or 1.4 MHz depending on the setting of the FREQ pin. As the load current decreases, the converter enters the power save mode operation reducing its switching frequency. The device enters power save mode at the boundary to discontinuous conduction mode (DCM).

8.4.2 Power Save Mode Operation

As the load current decreases, the converter enters power save mode operation. During power save mode, the converter operates with reduced switching frequency maintaining high efficiency. The power save mode is based on a fixed on-time architecture following Equation 3. When operating at 1.4 MHz the on-time is twice as long as the on-time for 2.8 MHz operation. This results in larger output voltage ripple, as shown in Figure 19 and Figure 20, and slightly higher output voltage at no load, as shown in Figure 16 and Figure 17. To have the same output voltage ripple at 1.4 MHz during PFM mode, either the output capacitor or the inductor value needs to be increased. As an example, operating at 2.8 MHz using 0.47 μ H inductor gives the same output voltage ripple as operating with 1.4 MHz using 1 μ H inductor.

$$ton_{2.8MHz} = \frac{V_{OUT}}{V_{IN}} \times 360 \text{ ns}$$
$$ton_{1.4MHz} = \frac{V_{OUT}}{V_{IN}} \times 360 \text{ ns} \times 2$$
$$f = \frac{2 \times I_{OUT}}{ton^2 \left(1 + \frac{V_{IN} - V_{OUT}}{V_{OUT}}\right) \times \frac{V_{IN} - V_{OUT}}{L}$$

(3)

In power save mode the output voltage rises slightly above the nominal output voltage in PWM mode, as shown in Figure 16 and Figure 17. This effect can be reduced by increasing the output capacitance or the inductor value. This effect can also be reduced by programming the output voltage of the TPS62090 lower than the target value. As an example, if the target output voltage is 3.3 V, then the TPS62090 can be programmed to 3.3 V – 0.8%. As a result the output voltage accuracy is now -2.2% to +2.2% instead of -1.4% to 3%. The output voltage accuracy in PFM operation is reflected in the electrical specification table and given for a 22 μ F output capacitor.

Copyright © 2012–2016, Texas Instruments Incorporated

Product Folder Links: TPS62090 TPS62091 TPS62092 TPS62093

Copyright © 2012-2016, Texas Instruments Incorporated

Device Functional Modes (continued)

8.4.3 Low Dropout Operation (100% Duty Cycle)

The device offers low input to output voltage difference by entering 100% duty cycle mode. In this mode the high side MOSFET switch is constantly turned on. This is particularly useful in battery powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage where the output voltage falls below its nominal regulation value is given by:

 $V_{IN(min)} = V_{OUT} + I_{OUT} \times (R_{DS(on)} + R_L)$

Where:

R_{DS(on)} = High side FET on-resistance

 $R_L = DC$ resistance of the inductor

www.ti.com

(4)



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS6209x 3 A family of devices, are high frequency synchronous step down converters optimized for small solution size, high efficiency and suitable for battery powered applications.

9.2 Typical Applications




Figure 9. 1.2 V Adjustable Version Operating at 2.8 MHz

9.2.1 Design Requirements

The design guideline provides a component selection to operate the device within the recommended operating conditions.

The design can be optimized for highest efficiency or smallest solution size and lowest output voltage ripple. For highest efficiency set the device switching frequency to 1.4 MHz (FREQ = High) and select the output filter components according to Table 3. For smallest solution size and lowest output voltage ripple set the device switching frequency to 2.8 MHz (FREQ = Low) and select the output filter components according to Table 2. For the fixed output voltage option the feedback pin needs to be connected to GND.

Table 1 shows the list of components for the Application Curves.

REFERENCE	DESCRIPTION	MANUFACTURER
TPS62090	High efficiency step down converter	Texas Instruments
L1	Inductor: 1uH, 0.47uH, 0.4uH	Coilcraft XFL4020-102, TOKO DEF252012C-R47, Coilcraft XAL4020-401
C1	Ceramic capacitor: 10uF, 22uF	(6.3V, X5R, 0603), (6.3V, X5R, 0805)
C2	Ceramic capacitor: 22uF	(6.3V, X5R, 0805)
C3, C4	Ceramic capacitor	Standard
R1, R2, R3	Resistor	Standard

Table 1. List of Components

SLVSAW2C - MARCH 2012 - REVISED OCTOBER 2016

9.2.2 Detailed Design Procedure

The first step is the selection of the output filter components. To simplify this process, Table 2 and Table 3 outline possible inductor and capacitor value combinations. Checked cells represent combinations that are proven for stability by simulation and lab. Further combinations should be checked for each individual application.

Table 2. Output Filter Selection (2.8 MHz Operation, FREQ = GND)

	OUTPUT CAPACITOR VALUE [µF] ⁽²⁾									
INDUCTOR VALUE [µH] ⁽¹⁾	10	22	47	100	150					
0.47		√ ⁽³⁾	\checkmark	\checkmark	\checkmark					
1.0	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark					
2.2										
3.3										

(1) Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by +20% and -30%.

(2) Capacitance tolerance and bias voltage de-rating is anticipated. The effective capacitance can vary by +20% and -50%.

(3) Typical application configuration. Other check mark indicates alternative filter combinations

INDUCTOR VALUE [µH] ⁽¹⁾	OUTPUT CAPACITOR VALUE [µF] ⁽²⁾									
	10	22	47	100	150					
0.47		\checkmark	\checkmark	\checkmark	\checkmark					
1.0	\checkmark	√(3)	\checkmark	\checkmark	\checkmark					
2.2	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark					
3.3										

Table 3. Output Filter Selection (1.4 MHz Operation, FREQ = V_{IN})

(1) Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by +20% and -30%.

(2) Capacitance tolerance and bias voltage de-rating is anticipated. The effective capacitance can vary by +20% and -50%.

(3) Typical application configuration. Other check mark indicates alternative filter combinations

9.2.2.1 Inductor Selection

The inductor selection is affected by several parameter like inductor ripple current, output voltage ripple, transition point into power save mode, and efficiency. See Table 4 for typical inductors.

INDUCTOR VALUE	COMPONENT SUPPLIER ⁽¹⁾	SIZE (LxWxH mm)	Isat/DCR
0.6 µH	Coilcraft XAL4012-601	4 x 4 x 2.1	7.1 A/9.5 mΩ
1 µH	Coilcraft XAL4020-102	4 x 4 x 2.1	5.9 A/13.2 mΩ
1 µH	Coilcraft XFL4020-102	4 x 4 x 2.1	5.1 A/10.8 mΩ
0.47 µH	TOKO DFE252012 R47	2.5 x 2 x 1.2	3.7 A/39 mΩ
1 µH	TOKO DFE252012 1R0	2.5 x 2 x 1.2	3.0 A/59 mΩ
0.68 µH	TOKO DFE322512 R68	3.2 x 2.5 x 1.2	3.5 A/37 mΩ
1 µH	TOKO DFE322512 1R0	3.2 x 2.5 x 1.2	3.1 A/45 mΩ

Table 4. Inductor Selection

(1) See Third-Party Products Disclaimer

In addition, the inductor has to be rated for the appropriate saturation current and DC resistance (DCR). Equation 6 calculates the maximum inductor current under static load conditions. The formula takes the converter efficiency into account. The converter efficiency can be taken from the data sheet graph's or 80% can be used as a conservative approach. The calculation must be done for the maximum input voltage where the peak switch current is highest.

14 Submit Documentation Feedback



$$\Delta I_{L} = \frac{\frac{V_{OUT}}{\eta} x \left(1 - \frac{V_{OUT}}{V_{IN} x \eta}\right)}{f x L}$$

 $I_{\text{PEAK}} = I_{\text{OUT}} + \frac{\Delta I_{\text{L}}}{2}$

where:

- f = Converter switching frequency (typical 2.8 MHz or 1.4 MHz)
- L = Selected inductor value
- η = Estimated converter efficiency (use the number from the efficiency curves or 0.80 as an conservative assumption) (6)

Note: The calculation must be done for the maximum input voltage of the application

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current. A margin of 20% needs to be added to cover for load transients during operation.

9.2.2.2 Input and Output Capacitor Selection

For best output and input voltage filtering, low ESR (X5R or X7R) ceramic capacitors are recommended. The input capacitor minimizes input voltage ripple, suppresses input voltage spikes and provides a stable system rail for the device. A 10- μ F or larger input capacitor is recommended when FREQ = Low and a 22- μ F or larger when FREQ = High.

The output capacitor value can range from 10 µF up to 150 µF and beyond. Load transient testing and measuring the bode plot are good ways to verify stability with larger capacitor values. The recommended typical output capacitor value is 22 µF (nominal) and can vary over a wide range as outline in the output filter selection table. For output voltages above 1.8 V, noise can cause duty cycle jitter. This does not degrade device performance. Using an output capacitor of 2 x 22 µF (nominal) for output voltages >1.8 V avoids duty cycle jitter.

Ceramic capacitor have a DC-Bias effect, which has a strong influence on the final effective capacitance. Choose the right capacitor carefully in combination with considering its package size and voltage rating.

9.2.2.3 Setting the Output Voltage

The output voltage is set by an external resistor divider according to the following equations:

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) = 0.8 \text{ V} \times \left(1 + \frac{R1}{R2}\right)$$
(7)

$$R2 = \frac{V_{FB}}{I_{FB}} = \frac{0.8 V}{5 \mu A} \approx 160 k\Omega$$
(8)

$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1\right) = R2 \times \left(\frac{V_{OUT}}{0.8V} - 1\right)$$
(9)

When sizing R2, in order to achieve low guiescent current and acceptable noise sensitivity, use a minimum of 5 µA for the feedback current I_{FB}. Larger currents through R2 improve noise sensitivity and output voltage accuracy. Lowest current consumption and best output voltage accuracy can be achieved with the fixed output voltage versions. For the fixed output voltage versions, the FB pin can be left floating or connected to GND to improve the thermal performance. A feed forward capacitor is not required for proper operation.

Copyright © 2012-2016, Texas Instruments Incorporated

(5)




TPS62090, TPS62091, TPS62092, TPS62093

SLVSAW2C - MARCH 2012 - REVISED OCTOBER 2016

www.ti.com


9.2.2.4 Application Curves





TPS62090, TPS62091, TPS62092, TPS62093

SLVSAW2C-MARCH 2012-REVISED OCTOBER 2016




Copyright © 2012–2016, Texas Instruments Incorporated



TPS62090, TPS62091, TPS62092, TPS62093


SLVSAW2C - MARCH 2012 - REVISED OCTOBER 2016





TPS62090, TPS62091, TPS62092, TPS62093

SLVSAW2C - MARCH 2012 - REVISED OCTOBER 2016



10 Power Supply Recommendations

The power supply to the TPS62090 needs to have a current rating according to the supply voltage, output voltage and output current of the TPS62090.

11 Layout

11.1 Layout Guideline

- It is recommended to place the input capacitor as close as possible to the IC pins PVIN and PGND.
- The VOS connection is noise sensitive and needs to be routed as short and directly to the output pin of the inductor.
- The exposed thermal pad of the package, analog ground (pin 6) and power ground (pin 14, 15) should have a single joint connection at the exposed thermal pad of the package. This minimizes switch node jitter.
- The charge pump capacitor connected to CP and CN should be placed close to the IC to minimize coupling of switching waveforms into other traces and circuits.
- Refer to Figure 29 and the evaluation module User Guide (SLVU670) for an example of component placement, routing and thermal design.

11.2 Layout Example




Figure 29. TPS6209x Layout

Copyright © 2012–2016, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS PRODUCT FOLDER		SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY					
TPS62090	Click here	Click here	Click here	Click here	Click here					
TPS62091	Click here	Click here	Click here	Click here	Click here					
TPS62092	Click here	Click here	Click here	Click here	Click here					
TPS62093	Click here	Click here	Click here	Click here	Click here					

Table 5. Related Links

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

DCS-Control, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



22-Jan-2016

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS62090RGTR	ACTIVE	QFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SBW	Samples
TPS62090RGTT	ACTIVE	QFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SBW	Samples
TPS62091RGTR	ACTIVE	QFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SBX	Samples
TPS62091RGTT	ACTIVE	QFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SBX	Samples
TPS62092RGTR	ACTIVE	QFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SBY	Samples
TPS62092RGTT	ACTIVE	QFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SBY	Samples
TPS62093RGTR	ACTIVE	QFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SBZ	Samples
TPS62093RGTT	ACTIVE	QFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SBZ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

22-Jan-2016

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS62090 :

Automotive: TPS62090-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62090RGTR	QFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62090RGTR	QFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62090RGTT	QFN	RGT	16	250	180.0	12.5	3.3	3.3	1.1	8.0	12.0	Q2
TPS62090RGTT	QFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62091RGTR	QFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62091RGTT	QFN	RGT	16	250	180.0	12.5	3.3	3.3	1.1	8.0	12.0	Q2
TPS62092RGTR	QFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62092RGTT	QFN	RGT	16	250	180.0	12.5	3.3	3.3	1.1	8.0	12.0	Q2
TPS62093RGTR	QFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62093RGTT	QFN	RGT	16	250	180.0	12.5	3.3	3.3	1.1	8.0	12.0	Q2

Texas Instruments

www.ti.com

PACKAGE MATERIALS INFORMATION

25-Aug-2016



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS62090RGTR	QFN	RGT	16	3000	338.0	355.0	50.0
TPS62090RGTR	QFN	RGT	16	3000	367.0	367.0	35.0
TPS62090RGTT	QFN	RGT	16	250	338.0	355.0	50.0
TPS62090RGTT	QFN	RGT	16	250	210.0	185.0	35.0
TPS62091RGTR	QFN	RGT	16	3000	338.0	355.0	50.0
TPS62091RGTT	QFN	RGT	16	250	338.0	355.0	50.0
TPS62092RGTR	QFN	RGT	16	3000	338.0	355.0	50.0
TPS62092RGTT	QFN	RGT	16	250	338.0	355.0	50.0
TPS62093RGTR	QFN	RGT	16	3000	338.0	355.0	50.0
TPS62093RGTT	QFN	RGT	16	250	338.0	355.0	50.0

GENERIC PACKAGE VIEW

VQFN - 1 mm max height PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




RGT0016C



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




RGT0016C

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




RGT0016C

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated