











TPS62745, TPS627451

SLVSC68A - JUNE 2015-REVISED JUNE 2015

TPS62745 Dual-cell Ultra Low IQ Step Down Converter for Low Power Wireless **Applications**

Features

- Input Voltage Range V_{IN} from 3.3 V to 10 V
- Typical 400 nA Quiescent Current
- Up to 90% efficiency with load currents >15 µA
- Up to 300 mA Output Current
- RF Friendly DCS-Control™
- Low Output Ripple Voltage
- 16 Selectable Output Voltages from
 - 1.8 V to 3.3 V (TPS62745)
 - 1.3 V to 2.8 V (TPS627451)
- Integrated input voltage switch
- Integrated Discharge Function at VOUT
- Open Drain Power Good Output
- Operates with a Tiny 3.3 µH or 4.7 µH Inductor
- Small 3 mm x 2 mm WSON Package

Applications

- Bluetooth® Low Energy, RF4CE, Zigbee
- Industrial Metering
- **Energy Harvesting**

3 Description


The TPS62745 is a high efficiency ultra low power synchronous step down converter optimized for low power wireless applications. It provides a regulated output voltage consuming only 400-nA quiescent current. The device operates from two rechargeable Li-Ion batteries, Li-primary battery chemistries such as Li-SOCI2, Li-SO2, Li-MnO2 or four to six cell alkaline batteries. The input voltage range up to 10 V allows also operation from a USB port and thin-film solar modules. The output voltage is set with four VSEL pins between 1.8 V and 3.3 V for TPS62745 or 1.3 V and 2.8 V for TPS627451. TPS62745 features low output ripple voltage and low noise with a small output capacitor. An internal input voltage switch controlled by pin EN_VIN_SW connects the supply voltage to pin VIN_SW. The switch is intended to be used for an external voltage divider, scaling down the input voltage for an external ADC. The switch is automatically opened when the supply voltage is below the undervoltage lockout threshold. The TPS62745 is available in a small 12 pin 3 mm x 2 mm WSON package.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS62745	WCON	2 2
TPS627451	WSON	3 mm x 2 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Typical Application Schematic



Efficiency vs Output Current; Vo = 3.3 V






Table of Contents

1	Features 1		8.5 VOUT Discharge	12
2	Applications 1		8.6 Internal Current Limit	12
3	Description 1	9	Application and Implementation	13
4	Typical Application Schematic 1		9.1 Application Information	13
5	Device Comparison Table 3		9.2 Typical Application	13
6	Pin Configuration and Functions		9.3 System Examples	21
7	Specifications	10	Power Supply Recommendations	25
•	7.1 Absolute Maximum Ratings 5 7.2 ESD Ratings 5	11	Layout Guidelines	25
	7.3 Recommended Operating Conditions	12		
	7.4 Thermal Information 6 7.5 Electrical Characteristics 6 7.6 Timing Characteristics 8 7.7 Typical Characteristics 9		12.1 Device Support	26 26
8	Detailed Description 10		12.4 Trademarks	
	8.1 Overview 10 8.2 Functional Block Diagram 10	42	12.6 Glossary	
	8.3 Feature Description	13	Mechanical, Packaging, and Orderable Information	26

Changes from Original (May 2015) to Revision A

Page




5 Device Comparison Table⁽¹⁾

Device Number	Output voltage range	marking
TPS62745	1.8 V to 3.3 V in 100-mV steps	PD5I
TPS627451	1.3 V to 2.8 V in 100-mV steps	PD6I

⁽¹⁾ For all available packages, see the orderable addendum at the end of the datasheet.

6 Pin Configuration and Functions



Pin Functions

PI	N		
NAME	NO.	- I/O	DESCRIPTION
VIN	1	PWR	V_{IN} power supply pin. Connect this pin close to the VIN terminal of the input capacitor. A ceramic capacitor of 4.7 μ F from this pin to GND is required.
sw	2	OUT	This is the switch pin which is connected to the internal MOSFET switches. Connect the inductor to this terminal.
GND	3	PWR	GND supply pin. Connect this pin close to the GND terminal of the input and output capacitor.
EN_VIN_SW	4	IN	This pin connects / disconnects the internal switch from VIN to pin VIN_SW. With EN_VIN_SW = Low, the switch is open. With EN_VIN_SW = High, the switch is closed connecting VIN with VIN_SW. If not used, the pin should be tied to GND.
VOUT	5	IN	Feedback pin for the internal feedback divider network and regulation loop. Connect this pin directly to the output capacitor with a short trace.
VIN_SW	6	OUT	This is the output of a switch connecting VIN with VIN_SW when EN_VIN_SW = High. If not used, leave this pin open.
PG	7	OUT	This is an open drain power good output.
VSEL4	8	IN	
VSEL3	9	IN	Output voltage selection pins. See Table 1 and Table 2 for V _{OUT} selection. These pins must
VSEL2	10	IN	be terminated.
VSEL1	11	IN	
EN	12	IN	High level enables the devices, low level turns the device into shutdown mode. This pin must be terminated.
EXPOSED THERMAL PAD		NC	Not electrically connected to the IC. Connect this pad to GND and use it as a central GND plane.



Table 1. Output Voltage Setting for TPS62745

Device	VOUT / V	VSEL4	VSEL 3	VSEL 2	VSEL 1
	1.8	0	0	0	0
	1.9	0	0	0	1
	2.0	0	0	1	0
	2.1	0	0	1	1
	2.2	0	1	0	0
	2.3	0	1	0	1
	2.4	0	1	1	0
TPS62745	2.5	0	1	1	1
12502745	2.6	1	0	0	0
	2.7	1	0	0	1
	2.8	1	0	1	0
	2.9	1	0	1	1
	3.0	1	1	0	0
	3.1	1	1	0	1
	3.2	1	1	1	0
	3.3	1	1	1	1

Table 2. Output Voltage Setting for TPS627451

Device	VOUT / V	VSEL4	VSEL 3	VSEL 2	VSEL 1
	1.3	0	0	0	0
	1.4	0	0	0	1
	1.5	0	0	1	0
	1.6	0	0	1	1
	1.7	0	1	0	0
	1.8	0	1	0	1
	1.9	0	1	1	0
TPS627451	2.0 0	0	1	1	1
173027431	2.1	1	0	0 1 1 0 0	0
	2.2	1	0	0	1
	2.3	1	0	1	0
	2.4	1	0	1	1
	2.5	1	1	0	0
	2.6	1	1	0	1
	2.7	1	1	1	0
	2.8	1	1	1	1



7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) (1)

	PIN	MIN	MAX	UNIT
PIN MIN VIN -0.3 SW, VIN_SW ⁽²⁾ -0.3 EN -0.3 EN_VIN_SW, VSEL1-4 -0.3 PG -0.3 VOUT -0.3 Power Good Sink Current PG V _{IN} Switch Output Current VIN_SW Junction temperature, T _J -40 Storage temperature, T _{stg} -65	VIN	-0.3	12	V
	-0.3	V _{IN} +0.3	V	
Voltage	EN -0.3 V _{IN} +0.3 EN_VIN_SW, VSEL1-4 -0.3 6	V		
vollage	EN_VIN_SW, VSEL1-4	-0.3	6	V
	PG	-4	V	
	VOUT	-0.3	3.6	V
Power Good Sink Current	PG		10	mA
V _{IN} Switch Output Current	VIN_SW		10	mA
unction temperature, T _J		-40	150	°C
Storage temperature, T _{stg}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Supply voltage V _{IN}		3.3		10	V
Output current I _{OUT}	$V_{OUT} + 0.7 V \le V_{IN} \le 10 V$			300	mA
Effective inductance		2.8	4.7	6.2	μΗ
Capacitance connected to VIN pin		3	10		μF
Total effective capacitance connected to VOUT pin ⁽¹⁾		5	10	22	μF
Operating junction temperature range, T _J		-40		125	°C
Operating ambient temperature range, T _A		-40		85	°C

(1) Due to the DC bias effect of ceramic capacitors, the effective capacitance is lower then the nominal value when a voltage is applied. This is why the capacitance is specified to allow the selection of the smallest capacitor required with the DC bias effect for this type of capacitor in mind. The nominal value given matches a typical capacitor to be chosen to meet the minimum capacitance required.

⁽²⁾ The DC voltage on the SW pin must not exceed 3.6 V

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.4 Thermal Information

		TPS62745	
	THERMAL METRIC ⁽¹⁾	DSS	UNIT
		12 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	61.8	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	70.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	25.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	25.7	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	7.2	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics

 $V_{IN} = 6 \text{ V}$, $T_J = -40 ^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$ typical values are at $T_J = 25 ^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPLY							
V _{IN}	Input voltage range	V_{OUT} + 0.7 V \leq V_{IN} \leq 10 V ; min 3.3 V, whichever value is higher	3.3		10	V	
l _Q	Operating quiescent current	EN = V_{IN} , device not switching; $I_{OUT} = 0 \mu A$; $V_{OUT} = 2 \text{ V}$; $T_J = -40^{\circ}\text{C}$ to 85°C		400	1960	nA	
I _{SD}	Shutdown current	EN = GND, shutdown current into V_{IN} ; $T_J = -40$ °C to 85°C		130	1200	nA	
02		EN = GND, shutdown current into V _{IN} ; T _J = 60°C			830		
V _{TH_UVLO+}	Undervoltage lockout	Rising V_{IN} ; $T_J = -40^{\circ}C$ to $85^{\circ}C$		3.1	3.3	V	
V _{TH_UVLO} -	threshold	Falling V_{IN} ; $T_J = -40^{\circ}C$ to 85°C		2.9	3.1	V	
INPUTS (EI	N, EN_VIN_SW, VSEL1-4)				·		
V _{IH TH}	High level input voltage	$V_{TH_UVLO} \le V_{IN} \le 10 \text{ V}$	1.2			V	
V _{IL TH}	Low level input voltage	$V_{TH_UVLO-} \le V_{IN} \le 10 \text{ V}$			0.35	V	
	Input bias current; except EN	T _J = 25°C			10		
I _{IN}		$T_J = 60$ °C			20	nA	
	piii	$T_J = -40$ °C to 85°C			50	ı	
		T _J = 25°C			20		
I _{IN}	Input bias current for EN pin	T _J = 60°C			40	nA	
		$T_J = -40$ °C to 85°C			100		
POWER SV	VITCHES						
D	High side MOSFET on- resistance	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		0.6	0.98	0	
R _{DS(ON)}	Low side MOSFET on- resistance	V _{IN} = 4 V, I = 140 mA		0.5	0.85	Ω	
l	High side MOSFET DC switch current limit	0.0 V 4 V 4 4 0 V 4 v i v v 4 i v 2 4 i v 4 i v 4	480	600	720	mΔ	
I _{LIMF}	Low side MOSFET DC switch current limit	3.6 V ≤ V _{IN} ≤ 10 V; device not in soft start		600		mA	



Electrical Characteristics (continued)

 $V_{IN} = 6 \text{ V}$, $T_J = -40 ^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$ typical values are at $T_J = 25 ^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
OUTPUT DIS	SCHARGE SWITCH (VOUT)						
R _{DSCH_VOUT}	MOSFET on-resistance	EN = GND, I _{OUT} = -10 mA i	into VOUT pin		25	60	Ω
I _{IN_VOUT}	Bias current into VOUT pin ⁽¹⁾	EN = V_{IN} , $V_{OUT} = 2 V$ $T_{J} = 25^{\circ}C$ $T_{J} = -40^{\circ}C \text{ to } 85^{\circ}C$			40	100 500	nA
INPUT VOLT	TAGE SWITCH (VIN_SW)						
R _{DS(ON)}	MOSFET on-resistance	EN_VIN_SW = High, I _{VIN_SV}	_N = 1 mA		85	160	Ω
I _{VIN_SW_LKG}	VIN-switch leakage current	EN_VIN_SW = GND; leakage when pulled to GND; T _J = -	ge from VIN to VIN_SW	-20		20	nA
I _{VIN_SW}	VIN-switch current					5	mA
POWER GO	OD OUTPUT (PG)	1	,			,	
V _{TH_PG+}	Power good threshold voltage	Rising output voltage on VC	OUT pin	95	97.5		
V _{TH_HYS}	Power good threshold hysteresis	Falling output voltage on VC	OUT pin		3		%
V _{OL}	Low level output threshold	$3.3 \text{ V} \le \text{V}_{\text{IN}} \le 10 \text{ V}, \text{ EN} = \text{GN}$ current into PG pin $\text{I}_{\text{PG}} = 4 \text{ r}$				0.3	V
V _{OH}	High level output threshold	$3.3 \text{ V} \le \text{V}_{\text{IN}} \le 10 \text{ V}, \text{ EN} = \text{hig}$ current into PG pin $\text{I}_{\text{PG}} = 0 \text{ r}$				6	V
I _{IN_PG}	Bias current into power good pin	PG pin is high impedance, \ EN = V _{IN} , I _{OUT} = 0 mA; T _J =	/OUT = 2 V, : −40°C to 85°C			20	nA
OUTPUT			-				
I _{LIM_softstart}	Switch current limit during soft start	Current limit is reduced duri $T_J = -40$ °C to 85°C	ng soft start,	40	110	180	mA
	O day to all to a constant	For TPS627450; output volt pins VSEL1 - 4	ages are selected with	1.8		3.3	
	Output voltage range	For TPS627451; output volt pins VSEL1 - 4	ages are selected with	1.3		2.8	V
	Output voltage accuracy	PFM mode, I _{OUT} = 0 mA, V ₀ min 3.3 V, whichever value T _J = -40°C to 85°C		-2.5	0	2.5	%
V_{VOUT}		PWM Mode, V_{OUT} + 0.7 V \leq V_{IN} \leq 10 V; min 3.3 V, whichever value is higher; $T_J = -40^{\circ}\text{C}$ to 85°C		-2	0	2	, •
	DC output voltage load regulation	$V_{OUT} = 2.0 \text{ V}; I_{OUT} = 2 \text{ mA t}$	o 80 mA (PFM mode)		0.005		%/mA
	DC output voltage load regulation	V _{OUT} = 2.0 V; I _{OUT} = 150 m/ mode)	A to 300 mA (PWM		0.001		%/mA
	DC output voltage line regulation	V _{OUT} = 2.0 V, I _{OUT} = 300 m _z	A, 4 V ≤ V _{IN} ≤ 10 V		0.015		%/V

⁽¹⁾ A 50-M Ω (typical) internal resistor divider is internally connected to the VOUT pin




7.6 Timing Characteristics

 V_{IN} = 6 V, T_J = -40°C to 125°C typical values are at T_J = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
t _{delay}	UVLO delay time	response time of UVLO circuit		200		μs
INPUT V	OLTAGE SWITCH (VIN_SW)					
t _{VIN_SW}	VIN-switch turn-on settling time	Time from EN_VIN_SW = High until R _{DS(ON)} is within specification		100		μs
POWER	GOOD OUTPUT (PG)					
t _{delay}	PGOOD delay time	Response time of PGOOD circuit; falling edge		200		μs
OUTPUT	•					
t _{ONmin}	Minimum ON time	V _{IN} = 6 V, V _{OUT} = 2.0 V, I _{OUT} = 0 mA		256		ns
t _{OFFmin}	Minimum OFF time	V _{IN} = 3.3 V		50		ns
t _{Start}	Regulator start up time	V_{IN} = 6 V, from transition EN = Low to High until device starts switching, T_J = -40°C to 85°C		15	50	ms
t _{Softstart}	Softstart time with reduced switch current limit	$3.3 \text{ V} \le V_{IN} \le 10 \text{ V}, \text{ EN} = V_{IN}$		700		μs



7.7 Typical Characteristics






8 Detailed Description

8.1 Overview

The TPS62745 is the first dual-cell, ultra low power step down converter combining TI's DCS-Control™ topology and ultra low quiescent current consumption (400 nA typical) while maintaining a regulated output voltage. The device extends high efficiency operation to output currents down to a few micro amperes.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 DCS-Control™

TI's DCS-ControlTM (Direct Control with Seamless Transition into Power Save Mode) is an advanced regulation topology, which combines the advantages of hysteretic and voltage mode control. Characteristics of DCS - ControlTM are excellent AC load regulation and transient response, low output ripple voltage and a seamless transition between pulse frequency modulation (PFM) and pulse width modulation (PWM) mode operation. DCS-ControlTM includes an AC loop which senses the output voltage (VOUT pin) and directly feeds the information to a fast comparator stage. This comparator sets the switching frequency, which is constant for steady state operating conditions, and provides immediate response to dynamic load changes. In order to achieve accurate DC load regulation, a voltage feedback loop is used. The internally compensated regulation network achieves fast and stable operation with small external components and low ESR capacitors. The DCS-ControlTM topology supports PWM mode for medium and high load conditions and a power save mode at light loads. During PWM mode, it operates in continuous conduction. The switching frequency is up to 2.5 MHz with a controlled frequency variation depending on the input voltage. If the load current decreases, the converter seamlessly enters power save mode to maintain high efficiency down to very light loads. In power save mode the switching frequency varies linearly with the load current. Since DCS-ControlTM supports both operation modes within one single building block, the transition from PWM to power save mode is seamless without effects on the output voltage. The TPS62745 offers both excellent DC voltage and superior load transient regulation, combined with very low

Submit Documentation Feedback

Copyright © 2015, Texas Instruments Incorporated



Feature Description (continued)

output voltage ripple, minimizing interference with RF circuits. At high load currents the converter operates in quasi fixed frequency PWM mode operation and at light loads in PFM mode to maintain highest efficiency over the full load current range. In PFM mode, the device generates a single switching pulse to ramp up the inductor current and recharge the output capacitor, followed by a sleep period where most of the internal circuits are shutdown to achieve a quiescent current of typically 400-nA. During this time, the load current is supported by the output capacitor. The duration of the sleep period depends on the load current and the inductor peak current.

8.3.2 Enable / Shutdown

The DC/DC converter is activated when EN pin is set to High. For proper operation, the pin must be terminated and must not be left floating. With EN pin set to Low, the device enters shutdown mode with typical 130 nA current consumption.

8.3.3 Power Good Output (PG)

The power good comparator features an open drain output. The PG comparator is active with EN pin set to high and V_{IN} above the threshold V_{TH_UVLO+} . It is driven to high impedance once V_{OUT} trips the threshold V_{TH_PG+} for rising V_{OUT} . The output is pulled to low level once V_{OUT} falls below the threshold V_{TH_PG-} . The output is as well pulled to low level in case the input voltage V_{IN} falls below the undervoltage lockout threshold V_{TH_UVLO-} or the device is disabled with EN = Low. With EN = High, the output is driven to high impedance state, once the load current falls below ~1 mA. In this case the PG comparator is turned off to achieve lowest quiescent current. PG will be triggered when a output voltage change is ongoing due to a change in VSEL pin levels if the new target is high enough to trigger the PG threshold.

8.3.4 Output Voltage Selection (VSEL1 - 4)

The TPS62745 does not require an external resistor divider network to program the output voltage. The device integrates a high impedance (typical 50 M Ω) feedback resistor divider network which is programmed by the pins VSEL1-4. TPS62745 supports an output voltage range of 1.8 V to 3.3 V in 100-mV steps while the TPS627451 supports an output voltage range of 1.3 V to 2.8 V. The output voltage can be changed during operation and supports simple dynamic output voltage scaling; see the *Application and Implementation* section for further details. The output voltage is programmed according to Table 1 for TPS62745 and Table 2 for TPS627451.

8.3.5 Input Voltage Switch

There is an internal switch that connects the input voltage applied at pin VIN to the VIN_SW output. The switch can be used to connect an external voltage divider for an ADC monitoring to the input voltage. An enable pin EN_VIN_SW turns the switch on and off, making sure there is no current through that external voltage divider when not needed. A logic high level on EN_VIN_SW turns the switch on once the input voltage is above the undervoltage lockout threshold and the device is enabled. The switch can be used for other purposes as long as the current rating of 5 mA and its turn-on resistance is observed. An external voltage divider should be in a range of 10 k Ω to 100 k Ω . Larger values than 100 k Ω can be used as long as the input resistance and capacitance of the external circuit (e.g. ADC input) is observed.



8.4 Device Functional Modes

8.4.1 Soft Start

When the device is enabled, the internal reference is powered up and after the startup delay time t Startup_delay has expired, the device enters soft start, starts switching and ramps up the output voltage. During soft start the device operates with a reduced current limit, ILIM_softstart, of typical 1/5 of the nominal current limit. This reduced current limit is active during the soft start time tsoftstart. The current limit is increased to its nominal value, ILIMF, once the soft start time has expired or the power good comparator detects that the output voltage reached its target value.

8.5 VOUT Discharge

The VOUT pin has a discharge circuit to connect the rail to GND, once it is disabled. This feature prevents residual charge voltages on the output capacitor, which may impact proper power up of the systems connected to the converter. With the EN pin pulled to low, the discharge circuit at the VOUT pin becomes active. The discharge circuit on VOUT is also associated with the UVLO comparator. The discharge circuit becomes active once the UVLO comparator triggers and the input voltage V_{IN} has dropped below the UVLO comparator threshold $V_{\text{TH}_\text{UVLO}}$. (typical 2.9 V).

8.6 Internal Current Limit

The TPS62745 integrates a current limit on the high side, as well on the low side MOSFETs to protect the device against overload or short circuit conditions. The peak current in the switches is monitored cycle by cycle. If the high side MOSFET current limit is reached, the high side MOSFET is turned off and the low side MOSFET is turned on until the current decreases below the low side MOSFET current limit.

Submit Documentation Feedback



Application and Implementation

9.1 Application Information

The TPS62745 devices are a step down converter family featuring typical 400-nA quiescent current and operating with a tiny 4.7-μH inductor and a 10-μF output capacitor. These DCS-Control™ based devices extend the light load efficiency range below 10-µA load currents. TPS62745 supports output currents up to 300 mA,

9.2 Typical Application




Figure 5. TPS62745 Typical Application

9.2.1 Design Requirements

The TPS62745 is a highly integrated DC/DC converter. The output voltage is set via the VSEL pin interface without any additional external components. For proper operation only an input and output capacitor and an inductor is required. When the input voltage switch is not used, its enable input should be tied to GND. The output VIN SW can either be left open or tied to GND. Table 3 shows the components used for the application characteristic curves.

REFERENCE	DESCRIPTION	Value	MANUFACTURER(1)	
IC	TPS62745		Texas Instruments	
L	DFE252010	4.7 µH	Toko	
CIN	TMK212BBJ106MG	10 μF / 25 V / X5R / 0805	Taiyo Yuden	
COUT	LMK212ABJ106KG-T	10 μF / 10 V / X5R / 0805	Taiyo Yuden	

Table 3. List of Components

(1) See Third-Party Products Disclaimer

9.2.2 Detailed Design Procedure

9.2.2.1 Output Voltage Selection (VSEL1 - 4)

The VSEL pins select the output voltage of the converters. See the Output Voltage Selection (VSEL1 - 4) of the Feature Descriptions. The output voltage can be changed during operation by changing the logic level of these pins. The output voltage of the TPS62745 ramps to the new target with a slew rate as defined in the electrical characteristics. Typically these pins are driven by an applications processor with an I/O voltage of either 1.8 V or 3.3 V or hard wired to a logic high or logic low signal. In case the pins are not driven from an applications processor and the supply voltage is higher than the voltage rating of the VSEL pins, a logic high level can be taken from the output voltage at pin VOUT. During start-up, when the output is rising from 0 V to its target, the VSEL pins connected to VOUT will change their logic level from low to high. TPS62745 is designed such that such a configuration ensures a steadily rising output voltage.

Copyright © 2015, Texas Instruments Incorporated

9.2.2.2 Output Filter Design (Inductor and Output Capacitor)

The external components have to fulfill the needs of the application, but also the stability criteria of the devices control loop. The TPS62745 is optimized to work within a range of L and C combinations. The LC output filter inductance and capacitance have to be considered together, creating a double pole, responsible for the corner frequency of the converter. Table 4 can be used to simplify the output filter component selection.

Table 4. Recommended LC Output Filter Combinations

Inductor Value [µH] ⁽¹⁾	Output Capacitor Value [μF] ⁽²⁾							
	10 μF	22 µF						
4.7	√(3)	V						
3.3	V	V						

- (1) Inductor tolerance and current derating is anticipated. The effective inductance can vary by 20% and -
- Capacitance tolerance and bias voltage derating is anticipated. The effective capacitance can vary by 20% and -50%.
- This LC combination is the standard value and recommended for most applications.

9.2.2.3 Inductor Selection

The inductor value affects its peak-to-peak ripple current, the PWM-to-PFM transition point, the output voltage ripple and the efficiency. The selected inductor has to be rated for its DC resistance and saturation current. The inductor ripple current (ΔI_L) decreases with higher inductance and increases with higher V_{IN} or V_{OUT} and can be estimated according to Equation 1.

Equation 2 calculates the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with Equation 2. This is recommended because during heavy load transient the inductor current will rise above the calculated value. A more conservative way is to select the inductor saturation current according to the high-side MOSFET switch current limit ILIME.

$$\Delta I_{L} = Vout \times \frac{1 - \frac{Vout}{Vin}}{L \times f}$$

$$I_{Lmax} = I_{outmax} + \frac{\Delta I_{L}}{2}$$
(1)

where:

- f = Switching frequency
- L = Inductor value
- ΔI_I = Peak-to-peak inductor ripple current
- I_{Lmax} = Maximum inductor current

(2)

In DC/DC converter applications, the efficiency is essentially affected by the inductor AC resistance (i.e. quality factor) and by the inductor DCR value. To achieve high efficiency operation, care should be taken in selecting inductors featuring a quality factor above 25 at the switching frequency. Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current.

The total losses of the coil consist of both the losses in the DC resistance R_{DC}) and the following frequencydependent components:

- The losses in the core material (magnetic hysteresis loss, especially at high switching frequencies)
- Additional losses in the conductor from the skin effect (current displacement at high frequencies)
- Magnetic field losses of the neighboring windings (proximity effect)
- Radiation losses

The following inductor series from different suppliers have been used:

Submit Documentation Feedback



Table 5. List of Inductors

INDUCTANCE [µH]	DCR [Ω], typical	DIMENSIONS [mm ³]	INDUCTOR TYPE	SUPPLIER ⁽¹⁾
4.7	0.250	2.5 x 2.0 x 1.0	DFE252010	TOKO
3.3	0.190	2.5 x 2.0 x 1.0	DFE252010	TOKO
4.7	0.336	2.0 x 1.9 x 1.0	XPL2010	Coilcraft
3.3	0.207	2.0 x 1.9 x 1.0	XPL2010	Coilcraft
4.7	0.217	3.0 x 3.0 x 1.1	XFL3010	Coilcraft
4.7	0.270	4.5 x 3.2 x 3.2	CC453232	Bourns

(1) See Third-Party Products Disclaimer

9.2.2.4 DC/DC Output Capacitor Selection

The DCS-Control™ scheme of the TPS62745 allows the use of tiny ceramic capacitors. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from their wide variation in capacitance over temperature, become resistive at high frequencies. At light load currents, the converter operates in power save mode and the output voltage ripple is dependent on the output capacitor value and the PFM peak inductor current. A larger output capacitor can be used, but it should be considered that larger output capacitors lead to an increased leakage current in the capacitor and may reduce overall conversion efficiency. Furthermore, larger output capacitors impact the start up behavior of the DC/DC converter. Furthermore, the contol loop of the TPS62745 requires a certain voltage ripple across the output capacitor. Super-capacitors can be used in parallel to the ceramic capacitors when it is made sure that the super-capacitors series resistance is large enough to provide a valid feedback signal to the error amplifier which is in phase with the inductor current. Applications using an output capacitance above of what is stated under Recommended Operating Conditions should be checked for stability over the desired operating conditions range.

9.2.2.5 Input Capacitor Selection

Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is required for best input voltage filtering to ensure proper function of the device and to minimize input voltage spikes. For most applications a 10 μ F or 4.7 μ F ceramic capacitor is recommended. The input capacitor can be increased without any limit for better input voltage filtering.

Table 6 shows a list of tested input/output capacitors.


Table 6. List of Input and Output Capacitors

CAPACITANCE [µF]	SIZE	CAPACITOR TYPE	SUPPLIER ⁽¹⁾		
10	0603	GRM188R61C106MA73	Murata		
10	0603	EMK107BBJ106MA	Taiyo Yuden		
4.7	0805	EMK212ABJ475KG	Taiyo Yuden		
10	0805	TMK212BBJ106MG	Taiyo Yuden		
10 0805		LMK212ABJ106KG-T	Taiyo Yuden		

(1) See Third-Party Products Disclaimer

TEXAS INSTRUMENTS


9.2.3 Application Curves




Submit Documentation Feedback


Copyright © 2015, Texas Instruments Incorporated


















9.3 System Examples

9.3.1 TPS62745 Set to a Fixed Voltage of 3.3 V




Figure 34. TPS62745 Typical Application for Vout = 3.3 V

9.3.1.1 Design Requirements

The minimum input voltage needs to be at least 700 mV above the desired output voltage for full output current.

REFERENCE	DESCRIPTION	MANUFACTURER(1)	
IC	TPS62745		Texas Instruments
L	DFE252010	4.7 μH	Toko
CIN	TMK212BBJ106MG	10 μF / 25 V / X5R / 0805	Taiyo Yuden
COUT	LMK212ABJ106KG-T	10 μF / 10 V / X5R / 0805	Taiyo Yuden

Table 7. List of Components


(1) See Third-Party Products Disclaimer



9.3.1.2 Detailed Design Procedure

The logic level of the VSEL pins sets the output voltage. The maximum high level does not allow a direct connection to the supply voltage if it is above 6 V. The output voltage can be used instead to provide a logic high level.

9.3.1.3 Application Curves





9.3.2 Dynamic Voltage Change on TPS62745

TPS62745 allows to change its output voltage during operation by changing the logic level of the VSEL pins.




Figure 37. TPS62745 Typical Application for Switching Between Two Output Voltages

9.3.2.1 Design Requirements

The minimum input voltage needs to be at least 700 mV above the maximum output voltage for full output current. For an input voltage above 6V, the VSELx pins have to be tied to the output for a logic high level as their voltage rating is 6V.

REFERENCE **DESCRIPTION** Value MANUFACTURER(1) IC TPS62745 **Texas Instruments** DFE252010 L 4.7 µH Toko 10 µF / 25 V / X5R / 0805 Taiyo Yuden CIN TMK212BBJ106MG COUT LMK212ABJ106KG-T $10~\mu F$ / 10~V / X5R / 0805Taiyo Yuden

Table 8. List of Components


(1) See Third-Party Products Disclaimer



9.3.2.2 Detailed Design Procedure

Toggle the logic level at VSEL1, VSEL3 and VSEL4 to change the output voltage from 2.0 V to 3.3 V and vice versa. The slope from higher output voltage to the lower output voltage is determined by the load current and output capacitance because the discharge of the output capacitor is through the load current only.

9.3.2.3 Application Curves





10 Power Supply Recommendations

The power supply to the TPS62745 needs to have a current rating according to the supply voltage, output voltage and output current of the TPS62745 shown in the *Specifications* section.

11 Layout

11.1 Layout Guidelines

As for all switching power supplies, the layout is an important step in the design. Especially RF designs demand careful attention to the PCB layout. Care must be taken in board layout to get the specified performance. If the layout is not carefully done, the regulator could show poor line and/or load regulation, stability issues as well as EMI problems and interference with RF circuits. It is critical to provide a low inductance, impedance ground path. Therefore, use wide and short traces for the main current paths. The input capacitor should be placed as close as possible to the IC pins as well as the inductor and output capacitor. Use a common power GND node and a different node for the signal GND to minimize the effects of ground noise. Keep the common path to the GND pin, which returns the small signal components and the high current of the output capacitors as short as possible to avoid ground noise. The VOUT line should be connected to the output capacitor and routed away from noisy components and traces (e.g. SW line).

11.2 Layout Example




Figure 40. Recommended PCB Layout



12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 9. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS62745	Click here	Click here	Click here	Click here	Click here
TPS627451	Click here	Click here	Click here	Click here	Click here

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

DCS-Control, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





9-Jul-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS627451DSSR	ACTIVE	WSON	DSS	12	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PD6I	Samples
TPS627451DSST	ACTIVE	WSON	DSS	12	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PD6I	Samples
TPS62745DSSR	ACTIVE	WSON	DSS	12	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PD5I	Samples
TPS62745DSST	ACTIVE	WSON	DSS	12	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PD5I	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

9-Jul-2015

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Jul-2015

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All difficultions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS627451DSSR	WSON	DSS	12	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS627451DSST	WSON	DSS	12	250	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS62745DSSR	WSON	DSS	12	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS62745DSST	WSON	DSS	12	250	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1

www.ti.com 10-Jul-2015



*All dimensions are nominal

7 till dillitoriolorio di o riorininal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS627451DSSR	WSON	DSS	12	3000	210.0	185.0	35.0
TPS627451DSST	WSON	DSS	12	250	210.0	185.0	35.0
TPS62745DSSR	WSON	DSS	12	3000	210.0	185.0	35.0
TPS62745DSST	WSON	DSS	12	250	210.0	185.0	35.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4209244/D





PLASTIC SMALL OUTLINE - NO LEAD



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown. It is recommended that vias located under solder paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.