



Sample &

Buy



TPS735-Q1

SBVS252A - OCTOBER 2014-REVISED JANUARY 2015

Support &

Community

20

TPS735-Q1 500-mA, Low Quiescent Current, Low-Noise, High PSRR, Low-Dropout Linear Regulator

Technical

Documents

Features 1

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 1: –40°C to 125°C Ambient Operating Temperature Range
 - **Device HBM ESD Classification Level 2**
 - Device CDM ESD Classification Level C4B
- Input Voltage: 2.7 V to 6.5 V
- 500-mA Low-Dropout Regulator with EN
- Low Io: 46 µA
- Multiple Output Voltage Versions Available:
 - Fixed Outputs of 1 V to 4.3 V
 - Adjustable Outputs from 1.25 V to 6 V
- High PSRR: 68 dB at 1 kHz
- Low Noise: 13.2 µV_{RMS}
- Fast Startup Time: 45 µs
- Stable with a Low-ESR, 2-µF Output Capacitor
- Excellent Load and Line Transient Response
- 2% Overall Accuracy (Load, Line, Temperature, $V_{OUT} > 2.2 V$)
- Low Dropout: 280 mV at 500 mA
- 3-mm × 3-mm SON-8 Packages

2 Applications

Tools &

Software

- Automotive Infotainment
- **Navigation Systems**
- WiFi, WiMax Modules •
- **Telematics Systems**
- Microprocessor Power

3 Description

The TPS735-Q1 family of low-dropout (LDO), lowpower linear regulators offers excellent ac performance with very low ground current. High power-supply rejection ratio (PSRR), low noise, fast start-up, and excellent line and load transient responses are provided while consuming a very low 46 µA (typical) ground current.


The TPS735-Q1 family of devices is stable with ceramic capacitors and uses an advanced BiCMOS fabrication process to yield a typical dropout voltage of 280 mV at 500-mA output. The TPS735-Q1 family of devices uses a precision voltage reference and feedback loop to achieve overall accuracy of 2% (V_{OUT} > 2.2 V) over all load, line, process, and temperature variations. This family of devices is fully specified from $T_A = -40^{\circ}C$ to 125°C and is offered in a low-profile, 3-mm × 3-mm SON package.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TPS735-Q1	SON (8)	3.00 mm × 3.00 mm		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Optional input capacitor, C_{IN}, to improve source impedance, noise, and PSRR.





Product Folder Links: TPS735-Q1

Table of Contents 1

1	Feat	tures	1			
2	Арр	lications	1			
3	Description 1					
4	Rev	ision History	2			
5	Pin	Configuration and Functions	3			
6	Spe	cifications	4			
	6.1	Absolute Maximum Ratings	4			
	6.2	ESD Ratings	4			
	6.3	Recommended Operating Conditions	. 4			
	6.4	Thermal Information	4			
	6.5	Electrical Characteristics	5			
	6.6	Typical Characteristics	6			
7	Deta	ailed Description	8			
	7.1	Overview	8			
	7.2	Functional Block Diagram	8			
	7.3	Feature Description	9			
	7.4	Device Functional Modes	10			
8	Арр	lication and Implementation	11			

4 Revision History

2

Cł	nanges from Original (October 2014) to Revision A P	age
•	Made changes to product preview document	1

itei	115		
	8.1	Application Information	. 11
	8.2	Typical Application	. 11
9	Pow	er-Supply Recommendations	14
10	Laye	out	14
	10.1	Layout Guidelines	. 14
	10.2	Layout Example	. 14
	10.3	Thermal Protection	. 15
	10.4	Package Mounting	. 15
	10.5	Power Dissipation	. 15
	10.6	Estimating Junction Temperature	. 16
11	Dev	ice and Documentation Support	18
	11.1	Device Support	. 18
	11.2	Documentation Support	. 18
	11.3	Trademarks	. 18
	11.4	Electrostatic Discharge Caution	. 18
	11.5	Glossary	. 18
12		hanical, Packaging, and Orderable	18



www.ti.com



5 Pin Configuration and Functions

DRB Package 8-Pin SON With Exposed Thermal Pad Top View						
OUT NC NR/FB GND	1 2 3 4	Exposed Thermal Pad	8 7 6 5	IN NC NC EN		

NC = No internal connection.

Pin Functions

PIN		1/0	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
EN	5	Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdow mode. The EN pin can be connected to the IN pin if not used.		
FB 3 I This pin is only available for the adjustable version. The FB pin is the input to the control-loop error amp and is used to set the output voltage of the device.		This pin is only available for the adjustable version. The FB pin is the input to the control-loop error amplifier, and is used to set the output voltage of the device.		
GND	GND 4 — Ground		Ground	
IN	IN 8 I Input supply		Input supply	
NC	2, 6, 7		Not internally connected	
NR 3 -		_	This pin is only available for the fixed voltage versions. Connecting an external capacitor to this pin bypasses noise generated by the internal band gap and allows the output noise to be reduced to very low levels. The maximum recommended capacitor is 0.01 μ F.	
OUT 1 O This pin is the output of the regulator. A small 2-µF ceramic capacitor is required from this pin assure stability.		This pin is the output of the regulator. A small 2-µF ceramic capacitor is required from this pin to ground to assure stability.		
Exposed thermal pad		_	The pad must be tied to the GND pin.	

6 Specifications

6.1 Absolute Maximum Ratings

At -40° C \leq T_J and T_A \leq 125°C (unless otherwise noted). All voltages are with respect to GND.⁽¹⁾

		MIN	MAX	UNIT
	V _{IN}	-0.3	7	V
Voltogo	V _{EN}	-0.3	V _{IN} + 0.3	V
Voltage	V _{FB}	-0.3	1.6	V
	V _{OUT}	-0.3	V _{IN} + 0.3	V
Current	I _{OUT}	Interna	lly limited	А
Continuous total power dissipation	Continuous, P _{D(tot)}	See the Power	Dissipation section	
Operating junction temperature, T _J		-40	150	°C
Storage temperature, T _{stg}		-55	150	°C

(1) Stresses beyond those listed as absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated as recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per AEC C	Q100-002 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per	Corner pins (1, 4, 5, and 8)	±750	V
		AEC Q100-011	Other pins	±500	

(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{IN}	Input voltage	2.7	6.5	V
V _{OUT}	Output voltage	V _{FB}	6	V
I _{OUT}	Output current ⁽¹⁾	0	500	mA
T _A	Operating free-air temperature	-40	125	°C

(1) When operating at T_J near 125°C, $I_{OUT(min)}$ is 500 µA.

6.4 Thermal Information

		TPS735-Q1	
	THERMAL METRIC ⁽¹⁾	DRB (SON)	UNIT
		8 PINS	
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance	54.1	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	71.0	
$R_{\theta JB}$	Junction-to-board thermal resistance	28.4	°C/W
ΨJT	Junction-to-top characterization parameter	2.3	C/VV
ψ_{JB}	Junction-to-board characterization parameter	28.5	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	9.7	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

Over operating temperature range (–40°C \leq T_J, T_A \leq 125°C), V_{IN} = V_{OUTnom} + 0.5 V or 2.7 V (whichever is greater), I_{OUT} = 1 mA, V_{EN} = V_{IN}, C_{OUT} = 2.2 µF, and C_{NR} = 0.01 µF, unless otherwise noted. For the adjustable version (TPS73501-Q1), V_{OUT} = 3 V. Typical values are at T_A = 25°C.

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{IN}	Input voltage ⁽¹⁾			2.7		6.5	V
V _{FB}	Internal reference (TPS73501-Q1)	T _J = 25°C		1.196	1.208	1.220	V
V _{OUT}	Output voltage range (TPS73501-Q1)					6	V
	DC output accuracy ⁽¹⁾	1 mA ≤ I _{OUT} ≤ 500 mA,	V _{OUT} > 2.2 V	-2%	±1%	2%	
		$V_{OUT} + 0.5 \text{ V} \leq V_{\text{IN}} < 6.5 \text{ V}$	$V_{OUT} \le 2.2 V$	-3%	±1%	3%	
$\Delta V_{OUT(\Delta VIN)}$	Line regulation ⁽¹⁾	V_{OUTnom} + 0.5 V \leq V _{IN} \leq 6.5 V			0.02		%/V
$\Delta V_{OUT(\Delta IOUT)}$	Load regulation	500 µA ≤ I _{OUT} ≤ 500 mA			0.005		%/mA
V _{DO}	Dropout voltage ⁽²⁾ ($V_{IN} = V_{OUTnom} - 0.1 V$)	I _{OUT} = 500 mA			280	500	mV
I _{LIM}	Output current limit	$V_{OUT} = 0.9 \times V_{OUTnom}, V_{IN} = V$ $V_{IN} \ge 2.7 V$	_{OUTnom} + 0.9 V,	800	1170	1900	mA
I _{GND}	Ground pin current	10 mA ≤ I _{OUT} ≤ 500 mA	10 mA ≤ I _{OUT} ≤ 500 mA		45	65	μA
I _{SHDN}	Shutdown current	$V_{EN} \le 0 V$			0.15	1	μA
I _{FB}	Feedback pin current (TPS73501-Q1)	V _{OUTnom} = 1.2 V		-0.5		0.5	μA
		$V_{\rm IN} = 3.85 \ V, \ V_{\rm OUT} = 2.85 \ V, \\ C_{\rm NR} = 0.01 \ \mu F, \\ I_{\rm OUT} = 100 \ m A$	f = 100 Hz		60		dB
	Power-supply rejection ratio		f = 1k Hz		68		dB
PSRR			f = 10 kHz		41		dB
			f = 100 kHz		21		dB
M		BW = 10 Hz to	C _{NR} = 0.01 μF	1	1 × V _{OUT}		μV_{RMS}
Vn	Output noise voltage	100 kHz, V_{OUT} = 2.8 V	C _{NR} = none	9	5 × V _{OUT}		μV_{RMS}
		C _{NR} = none			45		μs
	Otestus time	C _{NR} = 0.001 μF			45		μs
t _{STR}	Startup time	C _{NR} = 0.01 μF			50		μs
		C _{NR} = 0.047 µF			50		μs
V _{EN(HI)}	Enable high (enabled)			1.2			V
V _{EN(LO)}	Enable low (shutdown)					0.4	V
I _{EN(HI)}	Enable pin current, enabled	V _{EN} = V _{IN} = 6.5 V			0.03	1	μA
Ŧ		Shutdown, temperature increa	ising		165		°C
T _{sd}	Thermal shutdown temperature	Reset, temperature decreasin	Reset, temperature decreasing		145		°C
UVLO	Undervoltage lockout	V _{IN} rising		1.9	2.2	2.65	V
V _{hys}	Hysteresis	V _{IN} falling			70		mV

(1) Minimum $V_{IN} = V_{OUT} + V_{DO}$ or 2.7 V, whichever is greater. (2) V_{DO} is not measured for this family of devices with $V_{OUTnom} < 2.8$ V because the minimum $V_{IN} = 2.7$ V.

Texas Instruments


TPS735-Q1

SBVS252A-OCTOBER 2014-REVISED JANUARY 2015

www.ti.com

6.6 Typical Characteristics


Over operating temperature range ($-40^{\circ}C \le T_J$, $T_A \le 125^{\circ}C$), $V_{IN} = V_{OUTnom} + 0.5$ V or 2.7 V (whichever is greater), $I_{OUT} = 1$ mA, $V_{EN} = V_{IN}$, $C_{OUT} = 2.2 \ \mu$ F, and $C_{NR} = 0.01 \ \mu$ F, unless otherwise noted. $T_A = 25^{\circ}C$, unless otherwise noted.





Typical Characteristics (continued)

Over operating temperature range ($-40^{\circ}C \le T_J$, $T_A \le 125^{\circ}C$), $V_{IN} = V_{OUTnom} + 0.5$ V or 2.7 V (whichever is greater), $I_{OUT} = 1$ mA, $V_{EN} = V_{IN}$, $C_{OUT} = 2.2 \ \mu$ F, and $C_{NR} = 0.01 \ \mu$ F, unless otherwise noted. $T_A = 25^{\circ}C$, unless otherwise noted.






7 Detailed Description

7.1 Overview


The TPS735-Q1 family of low dropout (LDO) regulators combines the high performance required by many radio frequency (RF) and precision analog applications with ultra-low current consumption. High PSRR is provided by a high-gain, high-bandwidth error loop with good supply rejection and very low headroom ($V_{IN} - V_{OUT}$). Fixed voltage versions provide a noise reduction pin to bypass noise generated by the band-gap reference and to improve PSRR. A quick-start circuit fast-charges this capacitor at startup. The combination of high performance and low ground current also make the TPS735-Q1 family of devices an excellent choice for portable applications. All versions have thermal and overcurrent protection and are fully specified from $-40^{\circ}C \leq T_{J}$, $T_{A} \leq 125^{\circ}C$.

7.2 Functional Block Diagram



NOTE: Fixed voltage versions between 1 V to 1.2 V have a 1-V band-gap circuit instead of a 1.208-V band-gap circuit.

Figure 13. Fixed Voltage Versions





8



7.3 Feature Description

7.3.1 Internal Current-Limit

The TPS735-Q1 internal current-limit helps protect the regulator during fault conditions. During current-limit, the output sources a fixed amount of current that is largely independent of the output voltage. For reliable operation, do not operate the device in current-limit for extended periods of time.

The PMOS pass element in the TPS735-Q1 family of devices has a built-in body diode that conducts current when the voltage at the OUT pin exceeds the voltage at the IN pin. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting can be appropriate.

7.3.2 Shutdown

The enable pin (EN) is active high and is compatible with standard and low-voltage TTL-CMOS levels. When shutdown capability is not required, the EN pin can be connected to the IN pin.

7.3.3 Dropout Voltage

The TPS735-Q1 family of devices uses a PMOS pass transistor to achieve low dropout. When $(V_{IN} - V_{OUT})$ is less than the dropout voltage (V_{DO}) , the PMOS pass device is in the linear region of operation and the input-to-output resistance $(R_{(IN/OUT)})$ of the PMOS pass element. V_{DO} scales with the output current because the PMOS device behaves like a resistor in dropout.

As with any linear regulator, PSRR and transient response are degraded when $(V_{IN} - V_{OUT})$ approaches dropout. This effect is shown in the *Typical Characteristics* section (see Figure 8 through Figure 10).

7.3.4 Startup and Noise Reduction Capacitor

Fixed voltage versions of the TPS735-Q1 family of devices use a quick-start circuit to fast-charge the noise reduction capacitor, C_{NR} , if present (see the *Functional Block Diagram* section). This architecture allows the combination of very-low output noise and fast startup times. The NR pin is high impedance so a low-leakage C_{NR} capacitor must be used. Most ceramic capacitors are appropriate in this configuration. A high-quality, COG-type (NPO) dielectric ceramic capacitor is recommended for C_{NR} when used in environments where abrupt changes in temperature can occur.

Note that for fastest start-up, apply V_{IN} first, then drive the enable pin (EN) high. If the EN pin is tied to the IN pin, start-up is somewhat slower. Refer to the *Typical Application* section (see Figure 17 and Figure 18). The quick-start switch is closed for approximately 135 μ s. To ensure that C_{NR} is charged during the quick-start time, use a capacitor with a value of no more than 0.01 μ F.

7.3.5 Transient Response

As with any regulator, increasing the size of the output capacitor reduces overshoot and undershoot magnitude but increases the transient response duration. In the adjustable version, adding C_{FB} between the OUT and FB pins improves stability and transient response performance. The transient response of the TPS735-Q1 family of devices is enhanced by an active pulldown that engages when the output overshoots by approximately 5% or more when the device is enabled. When enabled, the pull-down device behaves like a 400- Ω resistor to ground.

7.3.6 Undervoltage Lockout (UVLO)

The TPS735-Q1 family of devices uses an undervoltage lockout circuit to keep the output shut off until the internal circuitry is operating properly. The UVLO circuit has a deglitch feature so that the UVLO typically ignores undershoot transients on the input if the transients are less than 50 µs in duration.

7.3.7 Minimum Load

The TPS735-Q1 family of devices is stable and well-behaved with no output load. To meet the specified accuracy, a minimum load of 500 μ A is required. Below 500 μ A and at junction temperatures near 125°C, the output can drift up enough to cause the output pulldown to turn on. The output pulldown limits voltage drift to 5% (typically) but ground current can increase by approximately 50 μ A. In most applications, the junction does not reach high temperatures at light loads because very little power is dissipated. Therefore, the specified ground current is valid at no load in most applications.

TPS735-Q1

SBVS252A-OCTOBER 2014-REVISED JANUARY 2015

Copyright © 2014–2015, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

7.4 Device Functional Modes

7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage has previously exceeded the UVLO voltage and has not decreased below the UVLO threshold minus V_{hys}.
- The input voltage is greater than the nominal output voltage added to the dropout voltage.
- The enable voltage has previously exceeded the enable rising threshold voltage and has not decreased below the enable falling threshold.
- The output current is less than the current limit.
- The device junction temperature is less than the thermal shutdown temperature.

7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this condition, the output voltage is equal to the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass device is in a triode state and the LDO behaves like a resistor. Line or load transients in dropout can result in large output voltage deviations.

7.4.3 Disabled

The device is disabled under the following conditions:

- The input voltage is less than the UVLO threshold minus V_{hys}, or has not yet exceeded the UVLO threshold.
- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.
- The device junction temperature is greater than the thermal shutdown temperature.

Table 1 shows the conditions that lead to the different modes of operation.

OPERATING MODE	PARAMETER						
OPERATING MODE	V _{IN}	V _{EN}	I _{OUT}	TJ			
Normal mode	$V_{IN} > V_{OUTnom} + V_{DO}$ and $V_{IN} > UVLO$	$V_{EN} > V_{EN(HI)}$	I _{OUT} < I _{LIM}	T _J < 165°C			
Dropout mode	$UVLO < V_{IN} < V_{OUTnom} + V_{DO}$	$V_{EN} > V_{EN(HI)}$	—	T _J < 165°C			
Disabled mode (any true condition disables the device)	$V_{IN} < UVLO - V_{hys}$	$V_{EN} < V_{EN(LO)}$	_	T _J > 165°C			

Table 1. Device Functional Mode Comparison



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


8.1 Application Information

The TPS735-Q1 family of automotive-qualified LDO regulators provides a design with an ultra-low noise, high PSRR, low-dropout linear regulation with a very small ground current (46 µA, typical).


The devices are stable with ceramic capacitors, and have a dropout voltage of 280 mV at the full output rating of 500 mA. The features of the TPS735-Q1 family of devices enables the LDO regulators to be suitable for a wide variety of applications, with minimal design complexity.

8.2 Typical Application

Figure 15 shows the basic circuit connections for fixed-voltage models. Figure 16 gives the connections for the adjustable output version (TPS73501-Q1). Use the equation in Figure 16 to calculate the value of R1 and R2 for any output voltage.











(1)

Typical Application (continued)

8.2.1 Design Requirements

8.2.1.1 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, connecting a $0.1-\mu$ F to $1-\mu$ F low-equivalent seriesresistance (ESR) capacitor across the input supply near the regulator is good analog design practice. This capacitor counteracts reactive input sources and improves transient response and ripple rejection. A higher-value capacitor can be necessary if large, fast, rise-time load transients are anticipated or if the device is located several inches from the power source. If source impedance is not sufficiently low, a $0.1-\mu$ F input capacitor can be necessary to ensure stability.

The TPS735-Q1 family of devices is designed to be stable with standard ceramic output capacitors of values 2 μ F or larger. X5R- and X7R-type capacitors are best because they have minimal variation in value and ESR over temperature. Maximum ESR of the output capacitor is < 1 Ω and, therefore, the output capacitor type must either be ceramic or conductive polymer electrolytic.

8.2.1.2 Feedback Capacitor Requirements (TPS73501-Q1 only)

The feedback capacitor (C_{FB}), shown in Figure 16, is required for stability. For a parallel combination of R1 and R2 equal to 250 k Ω , any value between 3 pF to 1 nF can be used. Fixed voltage versions have an internal 30-pF feedback capacitor that is quick-charged at start-up. Larger value capacitors also improve noise slightly. The TPS73501-Q1 device is stable in unity-gain configurations (the OUT pin is tied to the FB pin) without C_{FB}.

8.2.2 Detailed Design Procedure

8.2.2.1 Output Noise

In most LDO regulators, the band gap is the dominant noise source. If a noise-reduction capacitor (C_{NR}) is used with the TPS735-Q1 family of devices, the band gap does not contribute significantly to noise. Instead, noise is dominated by the output-resistor divider and the error-amplifier input. To minimize noise in a given application, use a 0.01-µF noise reduction capacitor. For the adjustable version, smaller value resistors in the output resistor divider reduce noise. A parallel combination that gives 2 µA of divider current has the same noise performance as a fixed voltage version with a C_{NR} . To further optimize noise, ESR of the output capacitor can be set to approximately 0.2 Ω . This configuration maximizes phase margin in the control loop, reducing the total output noise up to 10%. The maximum recommended capacitor is 0.01 µF.

Equation 1 calculates the approximate integrated output noise from 10 Hz to 100 kHz with a C_{NR} value of 0.01 μ F.

 $V_n (\mu V_{RMS}) = 11 (\mu V_{RMS} / V) \times V_{OUT} (V)$


The TPS73501-Q1 adjustable version does not have the noise-reduction pin available, so ultra-low noise operation is not possible. Noise can be minimized according to the previously listed recommendations.



Typical Application (continued)

8.2.3 Application Curves

At $V_{IN} = V_{OUTnom} + 0.5$ V or 2.7 V (whichever is greater), $I_{OUT} = 1$ mA, $V_{EN} = V_{IN}$, $C_{OUT} = 2.2 \ \mu$ F, $C_{NR} = 0.01 \ \mu$ F, and $T_A = 25^{\circ}$ C, unless otherwise noted.





9 Power-Supply Recommendations

The device is designed to operate from an input voltage supply range between 2.7 V and 6.5 V. The input voltage range must provide adequate headroom in order for the device to have a regulated output. This input supply must be well regulated. If the input supply is noisy, additional input capacitors with low ESR can help improve output noise.


10 Layout

10.1 Layout Guidelines

For best overall performance, place all circuit components on the same side of the circuit board and as near as practical to the respective LDO pin connections. Place ground return connections to the input and output capacitor, and to the LDO ground pin as close to each other as possible, connected by a wide, component-side, copper surface. The use of vias and long traces to create LDO component connections is strongly discouraged and negatively affects system performance. This grounding and layout scheme minimizes inductive parasitics, and thereby reduces load-current transients, minimizes noise, and increases circuit stability. A ground reference plane is also recommended and is either embedded in the printed circuit board (PCB) itself or located on the bottom side of the PCB opposite the components. This reference plane serves to assure accuracy of the output voltage, shields the LDO from noise, and behaves similar to a thermal plane to spread (or sink) heat from the LDO device when connected to the PowerPADTM. In most applications, this ground plane is necessary to meet thermal requirements.

10.1.1 Board Layout Recommendations to Improve PSRR and Noise Performance

To improve ac performance (such as PSRR, output noise, and transient response), designing the board with separate ground planes for V_{IN} and V_{OUT} is recommended, with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor must connect directly to the GND pin of the device.



10.2 Layout Example

(1) C_{IN} and C_{OUT} are 0603 capacitors and C_{NR} is a 0402 capacitor. The footprint is shown to scale with package size.

Figure 22. TPS735-Q1 Fixed Version Layout Reference Diagram



10.3 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 165°C, allowing the device to cool. When the junction temperature cools to approximately 145°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit can cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, limit junction temperature to 125°C maximum. To estimate the thermal margin in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, trigger thermal protection at least 40°C above the maximum expected ambient condition of a particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS735-Q1 family of devices is designed to protect against overload conditions. This protection circuitry is not intended to replace proper heatsinking. Continuously running the TPS735-Q1 family of devices into thermal shutdown degrades device reliability.

10.4 Package Mounting

Solder pad footprint recommendations for the TPS735-Q1 family of devices are available from the Texas Instruments web site at www.ti.com.

10.5 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are given in the *Thermal Information* table. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves the heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation is equal to the product of the output current and the voltage drop across the output pass element, as shown in Equation 2.

$$\mathsf{P}_{\mathsf{D}} = (\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{OUT}}) \times \mathsf{I}_{\mathsf{OUT}}$$

(2)

(3)

NOTE

When the device is used in a condition of high input and low output voltages, P_D can exceed the junction temperature rating even when the ambient temperature is at room temperature.

Equation 3 is an example calculation for the power dissipation (P_D) of the DRB package.

 $P_D = (6.5 \text{ V} - 1.2 \text{ V}) \times 500 \text{ mA} = 2.65 \text{ W}$

Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input voltage necessary to achieve the required output performance.


On the DRB package, the primary conduction path for heat is through the exposed thermal pad to the PCB. The pad can be connected to ground or left floating; however, the pad must be attached to an appropriate amount of copper PCB area to ensure the device does not overheat. The maximum allowable junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device. Use Equation 4 to calculate the maximum junction-to-ambient thermal resistance.

$$\mathsf{R}_{\theta \mathsf{J}\mathsf{A}} = \frac{\left(125^{\circ}\mathsf{C} - \mathsf{T}_{\mathsf{A}}\right)}{\mathsf{P}_{\mathsf{D}}}$$

(4)

Power Dissipation (continued)

Knowing the maximum $R_{\theta JA}$, the minimum amount of PCB copper area needed for appropriate heatsinking can be estimated using Figure 23.



NOTE: The $R_{\theta JA}$ value at a board size of 9 in² (that is, 3 in x 3 in) is a JEDEC standard.

Figure 23. $R_{\theta JA}$ vs Board Size

Figure 23 shows the variation of $R_{\theta JA}$ as a function of copper area in the board that is connected to the thermal pad. Figure 23 is intended only as a guideline to demonstrate the effects of heat spreading in the ground plane and is not to be used to calculate actual thermal performance.

NOTE

When the device is mounted on an application PCB, TI strongly recommends using Ψ_{JT} and Ψ_{JB} , as explained in the *Estimating Junction Temperature* section.

10.6 Estimating Junction Temperature

Using the thermal metrics Ψ_{JT} and Ψ_{JB} , as shown in the *Thermal Information* table, the junction temperature can be estimated with the corresponding formulas (given in Equation 5).

$$\begin{split} \Psi_{JT} : \ T_J = T_T + \Psi_{JT} \times \ P_D \\ \Psi_{JB} : \ T_J = T_B + \Psi_{JB} \times \ P_D \end{split}$$

where:

- P_D is the power dissipation calculated with Equation 2,
- T_T is the temperature at the center-top of the device package, and
- T_B is the PCB temperature measured 1 mm away from the device package on the PCB surface (as shown in Figure 24).




Figure 24. Measuring Points for T_T and T_B



TPS735-Q1 SBVS252A – OCTOBER 2014 – REVISED JANUARY 2015

Estimating Junction Temperature (continued)

NOTE

Both $\rm T_{\rm T}$ and $\rm T_{\rm B}$ can be measured on actual application boards using an infrared thermometer.

For more information about measuring T_T and T_B , see the application note, Using New Thermal Metrics, SBVA025.

According to Figure 25, the thermal metrics (Ψ_{JT} and Ψ_{JB}) have very little dependency on copper area. Using Ψ_{JT} or Ψ_{JB} with Equation 5 is a good way to estimate T_J by simply measuring T_T or T_B on an application board.




Figure 25. Ψ_{JT} and Ψ_{JB} vs Board Size

TEXAS INSTRUMENTS

11 Device and Documentation Support

11.1 Device Support

11.1.1 Device Nomenclature

Table 2. Device Nomenclature⁽¹⁾

PRODUCT	V _{OUT}
TPS735 xx(x)<i>yyyz</i>	XX(X) is the nominal output voltage. For output voltages with a resolution of 100 mV, two digits are used in the ordering number; otherwise, three digits are used (for example, $33 = 3.3 \text{ V}$; $125 = 1.25 \text{ V}$). YYY is the package designator. Z is the tape and reel quantity (R = 3000, T = 250). 01 is the adjustable version.

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation, see the following:

- IC Package Thermal Metrics, SPRA953
- TPS735EVM-276 User Guide, SLVU256
- Using New Thermal Metrics, SBVA025

11.3 Trademarks

PowerPAD is a trademark of Texas Instruments, Inc. All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated family of devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2014–2015, Texas Instruments Incorporated



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



THERMAL PAD MECHANICAL DATA

DRB (S-PVSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).


For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.









- A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at
- www.ti.com <http://www.ti.com>. E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
- contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations. F. Customers should contact their board fabrication site for solder mask tolerances.





7-Apr-2017

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS73501QDRBRQ1	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	501DRB	Samples
TPS73512QDRBRQ1	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	512DRB	Samples
TPS73515QDRBRQ1	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	515DRB	Samples
TPS73518QDRBRQ1	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	518DRB	Samples
TPS73525QDRBRQ1	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	525DRB	Samples
TPS73527QDRBRQ1	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	527DRB	Samples
TPS73530QDRBRQ1	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	530DRB	Samples
TPS73533QDRBRQ1	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	533DRB	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

7-Apr-2017

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS735-Q1 :

Catalog: TPS735

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS73501QDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73512QDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73515QDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73518QDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73525QDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73527QDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73530QDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73533QDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

Texas Instruments

www.ti.com

PACKAGE MATERIALS INFORMATION

8-Apr-2017



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS73501QDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TPS73512QDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TPS73515QDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TPS73518QDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TPS73525QDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TPS73527QDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TPS73530QDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TPS73533QDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated