







TPS84250

SLVSAR6B-AUGUST 2012-REVISED JUNE 2017





9 mm × 11 mm × 2.8 mm


TPS84250 7-V to 50-V Input, 2.5-A Step-Down, Integrated Power Solution

FEATURES

- Complete Integrated Power Solution Allows Small Footprint, Low-Profile Design
- Wide Input Voltage Range from 7 V to 50 V
- Output Adjustable from 2.5 V to 15 V
- 65-V Surge Capability
- Efficiencies Up to 96%
- Adjustable Switching Frequency (300 kHz to 1 MHz)
- Synchronizes to an External Clock
- Adjustable Slow-Start
- Output Voltage Sequencing and Tracking
- **Power Good Output**
- Programmable Undervoltage Lockout (UVLO)
- **Output Overcurrent Protection**
- Over Temperature Protection
- Pre-Bias Output Start-Up
- Operating Temperature Range: -40°C to 85°C
- Enhanced Thermal Performance: 14°C/W
- Meets EN55022 Class B Emissions
- For Design Help Visit http://www.ti.com/TPS84250

APPLICATIONS

- Industrial and Motor Controls
- **Automated Test Equipment**
- Medical and Imaging Equipment
- High Density Power Systems



3 DESCRIPTION

The TPS84250 is an easy-to-use integrated power solution that combines a 2.5-A DC/DC converter with an inductor and passives into a low profile, QFN package. This total power solution allows as few as five external components and eliminates the loop compensation and magnetics part selection process.

The small 9 mm × 11 mm × 2.8 mm, QFN package is easy to solder onto a printed circuit board and allows a compact point-of-load design with greater than 90% efficiency and excellent power dissipation capability. The TPS84250 offers the flexibility and the featureset of a discrete point-of-load design and is ideal for powering a wide range of ICs and systems. Advanced packaging technology affords a robust and reliable power solution compatible with standard QFN mounting and testing techniques.

SIMPLIFIED APPLICATION






Table 1. ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum at the end of this datasheet, or see the TI website at www.ti.com.

4 Specifications

4.1 ABSOLUTE MAXIMUM RATINGS(1)

over operating temperature range	MIN	MAX	UNIT	
	VIN	-0.3	65	V
	INH/UVLO	-0.3	5	V
	VADJ	-0.3	3	V
Input Voltage	PWRGD	-0.3	6	V
	SS/TR	-0.3	3	V
	STSEL	-0.3	3	V
	RT/CLK	-0.3	3.6	V
	PH	-0.6	65	V
Output Voltage	PH 10ns Transient	-2	65	V
	VOUT	-0.6	VIN	V
V _{DIFF} (GND to exposed thermal pad)			±200	mV
0	RT/CLK		100	μA
Source Current	INH/UVLO		100	μΑ
Cials Commant	SS/TRK		200	μΑ
Sink Current	PWRGD		10	mA
Operating Junction Temperature		-40	105 ⁽²⁾	°C
Storage Temperature	-65	150	°C	
Peak Reflow Case Temperature (3)		240	°C	
Maximum Number of Reflows Allow		1		
Mechanical Shock Mil-STD-883D, Method 2002.3, 1 msec, 1/2 sine, mounted			1500	G
Mechanical Vibration		20		

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

4.2 RECOMMENDED OPERATING CONDITIONS

over operating free-air	MIN	MAX	UNIT	
V _{IN}	Input Voltage	7	50	V
V _{OUT}	Output Voltage	2.5	15	V
f_{SW}	Switching Frequency	400	1000	kHz
T _A	Operating Ambient Temperature	-40	85	°C

4.3 PACKAGE SPECIFICATIONS

	UNIT	
Weight		0.9 grams
Flammability	Meets UL 94 V-O	
MTBF Calculated reliability	Per Bellcore TR-332, 50% stress, T _A = 40°C, ground benign	31.7 MHrs

⁽²⁾ See the temperature derating curves in the Typical Characteristics section for thermal information.

⁽³⁾ For soldering specifications, refer to the Soldering Requirements for BQFN Packages application note.



4.4 ELECTRICAL CHARACTERISTICS

-40°C ≤ T_A ≤ +85°C, V_{IN} = 24 V, V_{OUT} = 5.0 V, I_{OUT} = 2.5 A, R_T = Open C_{IN} = 2 x 2.2 μ F ceramic, C_{OUT} = 2 x 47 μ F ceramic (unless otherwise noted)

	PARAMETER			MIN	TYP	MAX	UNIT	
I _{OUT}	Output current	Over input voltage and output voltage range			0		2.5	Α
V _{IN}	Input voltage range	Over output current ra	ınge		7.0(1)		50 ⁽²⁾	V
UVLO	VIN Undervoltage lockout	No hysteresis, Rising	No hysteresis, Rising and Falling					V
V _{OUT(adj)}	Output voltage adjust range	Over output current ra	Over output current range				15	V
	Set-point voltage tolerance	T _A = 25°C; I _{OUT} = 100				±2.0% ⁽⁴⁾		
	Temperature variation	-40°C ≤ T _A ≤ +85°C				±0.5%	±1.0%	
V _{OUT}	Line regulation	Over input voltage rar	nge			±0.1%		
	Load regulation	Over output current ra	ınge			±0.4%		
	Total output voltage variation	Includes set-point, line	e, load, and temperatu	re variation			±3.0% ⁽⁴⁾	
			V _{OUT}	= 12 V, f _{SW} = 800 kHz		93 %		
		$V_{IN} = 24 \text{ V}$ $I_{OUT} = 1.5 \text{ A}$	V _{OUT} =	= 5.0 V, f _{SW} = 500 kHz		84 %		
		10UT = 1.3 A		= 3.3 V, f _{SW} = 400 kHz		79 %		
η	Efficiency	V _{IN} = 48 V	V _{OUT}	= 12 V, f _{SW} = 800 kHz		87 %		
		I _{OUT} = 1.5 A		= 5.0 V, f _{SW} = 500 kHz		79 %		
			V _{OUT} =	= 3.3 V, f _{SW} = 400 kHz		74 %		
	Output voltage ripple	20 MHz bandwith, 0.2		1% ⁽³⁾		V _{OUT}		
I _{LIM}	Current limit threshold	·						A
Lim				Recovery time		400		μs
	Transient response		1.0 A/µs load step from 50 to 100% VOU			00		
		OUT (max)		over/undershoot		90		mV
V _{INH}	Inhibit threshold voltage	No hysteresis			1.15	1.25	1.36 ⁽⁵⁾	V
I _{INH}	INH Input current	V _{INH} < 1.15 V				-0.9		μΑ
INH	THE THE CONTON	V _{INH} > 1.36 V				-3.8		μΑ
I _{I(stby)}	Input standby current	INH pin to AGND				1.3	4	μΑ
		V _{OUT} rising		Good		94%		
	PWRGD Thresholds	VOUT Hairig		Fault		109%		
Power Good	T WINOD THESHOIDS	V _{OUT} falling		Fault		91%		
		VOUT failing		Good		106%		
	PWRGD Low Voltage	I(PWRGD) = 3.5 mA				0.2		V
f _{SW}	Switching frequency	RT/CLK pin OPEN			300	400	500	kHz
f _{CLK}	Synchronization frequency				300		1000	kHz
V _{CLK-H}	CLK High-Level Threshold	- CLK Control				1.9	2.2	V
V _{CLK-L}	CLK Low-Level Threshold	JEK COIIIIOI		0.5	0.7		V	
D _{CLK}	CLK Duty cycle			25%	50%	75%		
	Thermal Shutdown	Thermal shutdown				180		°C
	memai ShuluUWII	Thermal shutdown hysteresis				15		°C
C	External input conscitones	Ceramic		Ceramic	4.4 (6)	10		
C _{IN}	External input capacitance			Non-ceramic		22		μF
C _{OUT}	External output capacitance				100 (7)		430	μF

- (1) For output voltages ≤ 12 V, the minimum input voltage is 7 V or (V_{OUT}+ 3 V), whichever is greater. For output voltages > 12 V, the minimum input voltage is (1.33 x V_{OUT}). See Figure 27 for more details.
- The maximum input voltage is 50 V or (15 x V_{OUT}), whichever is less.
- (3) Output voltages < 3.3 V are subject to reduced V_{IN(max)} specifications and higher ripple magnitudes.
 (4) The stated limit of the set-point voltage tolerance includes the tolerance of both the internal voltage reference and the internal adjustment resistor. The overall output voltage tolerance is affected by the tolerance of the external R_{SET} resistor.
- Value when no voltage divider is present at the INH/UVLO pin.
- A minimum of 4.4µF of ceramic external capacitance is required across the input (VIN and PGND connected) for proper operation. Locate the capacitor close to the device. See Table 3 for more details.
- The required capacitance must include at least 2 x 47µF ceramic capacitors (or 4 x 22µF). Locate the capacitance close to the device. Adding additional capacitance close to the load improves the response of the regulator to load transients. See Table 3 for more details.



4.5 THERMAL INFORMATION

		TPS84250	
	THERMAL METRIC ⁽¹⁾	RKG	UNIT
		41 PINS	
θ_{JA}	Junction-to-ambient thermal resistance (2)	14	
ΨЈТ	Junction-to-top characterization parameter ⁽³⁾	3.3	°C/W
ΨЈВ	Junction-to-board characterization parameter (4)	6.8	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance, θ_{JA}, applies to devices soldered directly to a 100 mm x 100 mm double-sided, 4-layer PCB with 1 oz. copper and natural convection cooling. Additional airflow reduces θ_{JA}.
- (3) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature, T_J, of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7). T_J = ψ_{JT} * Pdis + T_T; where Pdis is the power dissipated in the device and T_T is the temperature of the top of the device.
- (4) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature, T_J, of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7). T_J = ψ_{JB} * Pdis + T_B; where Pdis is the power dissipated in the device and T_B is the temperature of the board 1mm from the device.



5 DEVICE INFORMATION

FUNCTIONAL BLOCK DIAGRAM







Table 2. PIN DESCRIPTIONS


TER	MINAL	DESCRIPTION						
NAME	NO.	DEGORIF HON						
	1							
	4							
	5	These pins are connected to the internal analog ground (AGND) of the device. This node should be treated						
AGND	30	as the zero volt ground reference for the analog control circuitry. Pad 37 should be connected to PCB ground planes using multiple vias for good thermal performance. Not all pins are connected together						
AGND	32	internally. All pins must be connected together externally with a copper plane or pour directly under the						
	33	module. Connect AGND to PGND at a single point (GND_PT; pins 8 & 9). See Layout Recommendations.						
	34							
	37							
	2							
DNC	3	Do Not Connect. Do not connect these pins to AGND, to another DNC pin, or to any other voltage. These pins are connected to internal circuitry. Each pin must be soldered to an isolated pad.						
	25	pins are connected to internal circuitry. Each pin must be soldered to an isolated pad.						
	6							
	7							
	21							
	22	Phase switch node. Do not place any external component on these pins or tie them to a pin of another						
PH	23	function.						
	24							
	38							
	41							
	8	Cround Boint Connect ACND to BCND at these pine on shown in the Layout Considerations. These pine						
GND_PT	9	Ground Point. Connect AGND to PGND at these pins as shown in the Layout Considerations. These pins are not connected to internal circuitry, and are not connected to one another.						
	10	· · · · · · · · · · · · · · · · · · ·						
	11							
	12							
VOUT	13	Output voltage. These pins are connected to the internal output inductor. Connect these pins to the output load and connect external bypass capacitors between these pins and PGND. Connect a resistor from these						
VOO1	14	pins to VADJ to set the output voltage.						
	15							
	39							
	16							
	17							
	18	This is the return current path for the power stage of the device. Connect these pins to the load and to the						
PGND	19	bypass capacitors associated with VIN and VOUT. Pad 40 should be connected to PCB ground planes using						
	20	multiple vias for good thermal performance.						
	40							
VIN	26	Input voltage. This pin supplies all power to the converter. Connect this pin to the input supply and connect bypass capacitors between this pin and PGND.						
INH/UVLO	27	Inhibit and UVLO adjust pin. Use an open drain or open collector logic device to ground this pin to control the INH function. A resistor divider between this pin, AGND, and VIN sets the UVLO voltage.						
SS/TR	28	Slow-start and tracking pin. Connecting an external capacitor to this pin adjusts the output voltage rise time. A voltage applied to this pin allows for tracking and sequencing control.						
STSEL	29	Slow-start or track feature select. Connect this pin to AGND to enable the internal SS capacitor. Leave this pin open to enable the TR feature.						
RT/CLK	31	This pin is connected to an internal frequency setting resistor which sets the default switching frequency. An external resistor can be connected from this pin to AGND to increase the frequency. This pin can also be used to synchronize to an external clock.						
PWRGD	35	Power Good flag pin. This open drain output asserts low if the output voltage is more than approximately ±6% out of regulation. A pull-up resistor is required.						
VADJ	36	Connecting a resistor between this pin and VOUT sets the output voltage.						







6 TYPICAL CHARACTERISTICS (VIN = 12 V) (1) (2)




- (1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 1, Figure 2, and Figure 3.
- (2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm x 100 mm double-sided PCB with 1 oz. copper. Applies to Figure 4.

Submit Documentation Feedback




7 TYPICAL CHARACTERISTICS (VIN = 24 V) (1) (2) (3)



- (1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 8, and Figure 9.
- (2) At light load the output voltage ripple may increase due to pulse skipping. See Light-Load Behavior for more information. Applies to Figure 8.
- (3) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm x 100 mm double-sided PCB with 1 oz. copper. Applies to Figure 10.

TEXAS INSTRUMENTS

8 TYPICAL CHARACTERISTICS (VIN = 36 V) (1) (2) (3)




- (1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 13, Figure 14, and Figure 15.
- (2) At light load the output voltage ripple may increase due to pulse skipping. See Light-Load Behavior for more information. Applies to Figure 14.
- (3) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm x 100 mm double-sided PCB with 1 oz. copper. Applies to Figure 16.

Submit Documentation Feedback

Copyright © 2012–2017, Texas Instruments Incorporated



9 TYPICAL CHARACTERISTICS (VIN = 48 V) (1) (2) (3)



- (1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 19, Figure 20, and Figure 21.
- (2) At light load the output voltage ripple may increase due to pulse skipping. See Light-Load Behavior for more information. Applies to Figure 20.
- (3) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm x 100 mm double-sided PCB with 1 oz. copper. Applies to Figure 22.

10 CAPACITOR RECOMMENDATIONS FOR THE TPS84250 POWER SUPPLY

10.1 Capacitor Technologies

10.1.1 Electrolytic, Polymer-Electrolytic Capacitors

When using electrolytic capacitors, high-quality, computer-grade electrolytic capacitors are recommended. Polymer-electrolytic type capacitors are recommended for applications where the ambient operating temperature is less than 0°C. The Sanyo OS-CON capacitor series is suggested due to the lower ESR, higher rated surge, power dissipation, ripple current capability, and small package size. Aluminum electrolytic capacitors provide adequate decoupling over the frequency range of 2 kHz to 150 kHz, and are suitable when ambient temperatures are above 0°C.

10.1.2 Ceramic Capacitors

The performance of aluminum electrolytic capacitors is less effective than ceramic capacitors above 150 kHz. Multilayer ceramic capacitors have a low ESR and a resonant frequency higher than the bandwidth of the regulator. They can be used to reduce the reflected ripple current at the input as well as improve the transient response of the output.

10.1.3 Tantalum, Polymer-Tantalum Capacitors

Polymer-tantalum type capacitors are recommended for applications where the ambient operating temperature is less than 0°C. The Sanyo POSCAP series and Kemet T530 capacitor series are recommended rather than many other tantalum types due to their lower ESR, higher rated surge, power dissipation, ripple current capability, and small package size. Tantalum capacitors that have no stated ESR or surge current rating are not recommended for power applications.

10.2 Input Capacitor

The TPS84250 requires a minimum input capacitance of 4.4 μ F of ceramic type. The voltage rating of input capacitors must be greater than the maximum input voltage. The ripple current rating of the capacitor must be at least 450 mArms. Table 3 includes a preferred list of capacitors by vendor.

10.3 Output Capacitor

The output capacitance of the TPS84250 can be comprised of either all ceramic capacitors, or a combination of ceramic and bulk capacitors. The required output capacitance must include at least 100 μ F of ceramic type (or 2 x 47 μ F). When adding additional non-ceramic bulk capacitors, low-ESR devices like the ones recommended in Table 3 are required. Additional capacitance above the minimum is determined by actual transient deviation requirements. Table 3 includes a preferred list of capacitors by vendor.

Table 3. Recommended Input/Output Capacitors (1)

			CAPA	CAPACITOR CHARACTERISTICS				
VENDOR	SERIES	SERIES PART NUMBER		CAPACITANCE (µF)	ESR ⁽²⁾ (mΩ)			
Murata	X5R	GRM31CR61H225KA88L	50	4.7	2			
TDK	X5R	C3216X5R1H475K	50	4.7	2			
Murata	X5R	GRM32ER61E226K	16	22	2			
TDK	X5R	C3225X5R0J476K	6.3	47	2			
Murata	X5R	GRM32ER60J476M	6.3	47	2			
Sanyo	POSCAP	16TQC68M	16	68	50			
Sanyo	POSCAP	6TPE100MI	6.3	100	25			
Kemet	T530	T530D227M006ATE006	6.3	220	6			

⁽¹⁾ Capacitor Supplier Verification, RoHS, Lead-free and Material Details

Consult capacitor suppliers regarding availability, material composition, RoHS and lead-free status, and manufacturing process requirements for any capacitors identified in this table.

(2) Maximum ESR @ 100 kHz, 25°C.



11 APPLICATION INFORMATION

11.1 TPS84250 OPERATION

The TPS84250 can operate over a wide input voltage range of 7V to 50V and produce output voltages from 2.5V to 15V. The performance of the device varies over this wide operating range, and there are some important considerations when operated near the boundary limits. This section offers guidance in selecting the optimum components depending on the application and operating conditions.

The user must select three primary parameters when designing with the TPS84250.

- Output Voltage
- UVLO Threshold
- Switching Frequency

The adjustment of each of these parameters can be made using just one or two resistors. Figure 25 below shows a typical TPS84250 schematic with the key parameter-setting resistors labeled.




Figure 25. TPS84250 Typical Schematic



11.2 ADJUSTING THE OUTPUT VOLTAGE

The TPS84250 is designed to provide output voltages from 2.5V to 15V. The output voltage is determined by the value of R_{SET} , which must be connected between the VOUT node and the VADJ pin (Pin 36). For output voltages greater than 5.0V, improved operating performance can be obtained by increasing the operating frequency. This adjustment requires the addition of R_{RT} between RT/CLK (Pin 31) and AGND (Pin 30). See the Switching Frequency section for more details. Table 4 gives the standard external R_{SET} resistor for a number of common bus voltages and also includes the recommended R_{RT} resistor for output voltages above 5.0V.

Table 4. Standard R_{SET} Resistor Values for Common Output Voltages

		OUTPUT VOLTAGE V _{OUT} (V)							
RESISTORS	2.5	2.5 3.3 5.0 8.0 12.0 15.							
R _{SET} (kΩ)	21.5	31.6	52.3	90.9	140	178			
R _{RT} (kΩ)	open open 1100 549 267								

For other output voltages the value of R_{SET} can be calculated using the following formula, or simply selected from the range of values given in Table 5.

$$R_{SET} = 10 \times \left(\frac{V_{OUT}}{0.798} - 1\right) (k\Omega)$$
(1)

Table 5. Standard R_{SET} and R_{RT} Resistor Values

V _{OUT} (V)	R _{SET} (kΩ)	R _{RT} (kΩ)	f _{SW} (kHz)	V _{OUT} (V)	R _{SET} (kΩ)	$R_{RT}(k\Omega)$	f _{SW} (kHz)
2.5	21.5	open	400	9.0	102	365	700
3.0	27.4	open	400	9.5	110	365	700
3.3	31.6	open	400	10.0	115	365	700
3.5	34.0	open	400	10.5	121	267	800
4.0	40.2	open	400	11.0	127	267	800
4.5	46.4	open	400	11.5	133	267	800
5.0	52.3	1100	500	12.0	140	267	800
5.5	48.7	1100	500	12.5	147	215	900
6.0	64.9	1100	500	13.0	154	215	900
6.5	71.5	1100	500	13.5	158	215	900
7.0	78.7	549	600	14.0	165	178	1000
7.5	84.5	549	600	14.5	174	178	1000
8.0	90.9	549	600	15.0	178	178	1000
8.5	97.6	365	700		·	·	·

11.3 Input Voltage

The TPS84250 operates over the input voltage range of 7 V to 50 V. For reliable start-up and operation at light loads, the minimum input voltage depends on the output voltage. For output voltages \leq 12V, the minimum input voltage is 7V or (VOUT + 3V), whichever is greater. For output voltages > 12V, the minimum input voltage is (1.33 x VOUT).

The maximum input voltage is (15 x VOUT) or 50 V, whichever is less.

While the device can safely handle input surge voltages up to 65 V, sustained operation at input voltages above 50 V is not recommended.

See the Undervoltage Lockout (UVLO) Threshold section of this datasheet for more information.



11.4 Undervoltage Lockout (UVLO) Threshold

At turn-on, the V_{ON} UVLO threshold determines the input voltage level where the device begins power conversion. During the power-down sequence, the V_{OFF} UVLO threshold determines the input voltage where power conversion ceases. The turn-on and turn-off thresholds are set by two resistors, R_{UVLO1} and R_{UVLO2} as shown in Figure 26.

The V_{ON} UVLO threshold must be set to at least (VOUT + 3 V) or 7 V whichever is greater to insure proper startup and reduce current surges on the host input supply as the voltage rises. If possible, it is recommended to set the UVLO threshold to appproximantely 80 to 85% of the minimum expected input voltage.

Use Equation 2 and Equation 3 to calculate the values of R_{UVLO1} and R_{UVLO2} . V_{ON} is the voltage threshold during power-up when the input voltage is rising. V_{OFF} is the voltage threshold during power-down when the input voltage is decreasing. V_{OFF} should be selected to be at least 500mV less than V_{ON} . Table 6 lists standard resistor values for R_{UVLO1} and R_{UVLO2} for adjusting the V_{ON} UVLO threshold for several input voltages.

$$R_{UVLO1} = \frac{(V_{ON} - V_{OFF})}{2.9 \times 10^{-3}} (k\Omega)$$

$$R_{UVLO2} = \frac{1.25}{\left(\frac{(V_{ON} - 1.25)}{R_{UVLO1}}\right) + 0.9 \times 10^{-3}} (k\Omega)$$
(2)




Table 6. Standard Resistor Values to set V_{ON} UVLO Threshold

V _{ON} THRESHOLD (V)	6.5	10.0	15.0	20.0	25.0	30.0	35.0	40.0	45.0
R_{UVLO1} ($k\Omega$)	174	174	174	174	174	174	174	174	174
$R_{UVLO2}\left(k\Omega\right)$	40.2	24.3	15.8	11.5	9.09	7.50	6.34	5.62	4.99

11.5 Power Good (PWRGD)

The PWRGD pin is an open drain output. Once the output voltage is between 94% and 106% of the set voltage, the PWRGD pin pull-down is released and the pin floats. The recommended pull-up resistor value is between 10 k Ω and 100 k Ω to a voltage source that is 5.5 V or less. The PWRGD pin is in a defined state once VIN is greater than 1.0 V, but with reduced current sinking capability. The PWRGD pin achieves full current sinking capability once the VIN pin is above 4.5V. The PWRGD pin is pulled low when the output voltage is lower than 91% or greater than 109% of the nominal set voltage. Also, the PWRGD pin is pulled low if the input UVLO or thermal shutdown is asserted, the INH pin is pulled low, or the SS/TR pin is below 1.4 V.



11.6 Switching Frequency

Nominal switching frequency of the TPS84250 is set from the factory at 400 kHz. This switching frequency is optimum for output voltages below 5.0 V. For output voltages 5.0V and above, better operating performance can be obtained raising the operating frequency. This is easily done by adding a resistor, R_{RT} in , from the RT/CLK pin (Pin 31) to the AGND pin (Pin 30). Raising the operating frequency reduces output voltage ripple, lowers the load current threshold where pulse skipping begins, and improves transient response.

The recommended switching frequency for all output voltages is listed in Table 5.

For the maximum recommended output voltage value of 15 V, the switching frequency computes to 1000 kHz or 1 MHz. Operation above 1 MHz is not recommended. Use Table 7 below to select the value of the timing resistor for the given values of switching frequencies.

Table 7. Standard Resistor Values to set the Switching Frequency

f _{SW} (kHz)	400	500	600	700	800	900	1000
$R_{RT}(k\Omega)$	OPEN	1100	549	365	267	215	178

It is also possible to synchronize the switching frequency to an external clock signal. See the Synchronization (CLK) section for further details.

While it is possible to set the operating frequency higher than 400 kHz when using the device at output voltages of 5 V or less, minimum duty cycle and pulse skipping issues restrict the maximum recommended input voltage under these conditions. The recommended operating conditions for the TPS84250 can be summarized by Figure 27. The graph shows the maximum input voltage vs. output voltage restriction for several operating frequencies. The lower boundary of the graph shows the minimum input voltage as a function of the output voltage.




Figure 27. Optimum Operating Range with Switching Frequency

Product Folder Links: TPS84250

Copyright © 2012-2017, Texas Instruments Incorporated



11.7 Application Schematics




Figure 28. Typical Schematic VIN = 7 V to 36 V, VOUT = 3.3 V




Figure 29. Typical Schematic VIN = 15 V to 50 V, VOUT = 12 V



Application Schematics (continued)




Figure 30. Typical Schematic VIN = 8 V to 50 V, VOUT = 5 V

11.8 Power-Up Characteristics

When configured as shown in the front page schematic, the TPS84250 produces a regulated output voltage following the application of a valid input voltage. During the power-up, internal soft-start circuitry slows the rate that the output voltage rises, thereby limiting the amount of in-rush current that can be drawn from the input source. The soft-start circuitry introduces a short time delay from the point that a valid input voltage is recognized. Figure 31 shows the start-up waveforms for a TPS84250, operating from a 24-V input and the output voltage adjusted to 5 V. The waveform were measured with a 2-A constant current load.




Figure 31. Start-Up Sequence

Submit Documentation Feedback

Copyright © 2012–2017, Texas Instruments Incorporated



11.9 Output On/Off Inhibit (INH)

The INH pin provides electrical on/off control of the device. Once the INH pin voltage exceeds the threshold voltage, the device starts operation. If the INH pin voltage is pulled below the threshold voltage, the regulator stops switching and enters low quiescent current state.

The INH pin has an internal pull-up current source, allowing the user to float the INH pin for enabling the device. If an application requires controlling the INH pin, use an open drain/collector device, or a suitable logic gate to interface with the pin.

Figure 32 shows the typical application of the inhibit function. The Inhibit control has its own internal pull-up to VIN potential. An open-collector or open-drain device is recommended to control this input.

Turning Q1 on applies a low voltage to the inhibit control (INH) pin and disables the output of the supply, shown in Figure 33. If Q1 is turned off, the supply executes a soft-start power-up sequence, as shown in Figure 34. A regulated output voltage is produced within 5 ms. The waveforms were measured with a 2-A constant current load.





Figure 32. Typical Inhibit Control





11.10 Slow Start (SS/TR)

For outputs voltages of 5V or less, the slow start capacitance built into the TPS84250 is sufficient to provide for a turn-on ramp rate that does not induce large surge currents while charging the output capacitors. Connecting the STSEL pin (Pin 29) to AGND while leaving SS pin (Pin 28) open enables the internal SS capacitor with a slow start interval of approximately 5 ms. For output voltages greater than 5V, additional slow start capacitance is recommended. For 12V to 15V output voltages, a 22nF capacitor should be connected between the SS/TR pin (Pin 28) and AGND, while connecting the STSEL pin (Pin 29) to AGND as well. Figure 35 shows an additional SS capacitor connected to the SS pin and the STSEL pin connected to AGND. See Table 8 below for SS capacitor values and timing interval.




Figure 35. Slow Start Capacitor (C_{SS}) and STSEL Connection

Table 8. Slow Start Capacitor Values and Slow Start Time


C _{SS} (nF)	open	4.7	10	15	22
SS Time (msec)	5	7	10	13	17



11.11 Overcurrent Protection

For protection against load faults, the TPS84250 incorporates cycle-by-cycle current limiting. During an overcurrent condition the output current is limited and the output voltage is reduced, as shown in Figure 36. As the output voltage drops more than 8% below the set point, the PWRGD signal is pulled low. If the output voltage drops more than 25%, the switching frequency is reduced to reduce power dissipation within the device. When the overcurrent condition is removed, the output voltage returns to the established voltage.

The TPS84250 is not designed to endure a sustained short circuit condition. The use of an output fuse, voltage supervisor circuit, or other overcurrent protection circuit is recommended. A recommended overcurrent protection circuit is shown in Figure 37. This circuit uses the PWRGD signal as an indication of an overcurrent condition. As PWRGD remains low, the 555 timer operates as a low frequency oscillator, driving the INH/UVLO pin low for approximately 400ms, halting the power conversion of the device. After the inhibit interval, the INH/UVLO pin is released and the TPS84250 restarts. If the overcurrent condition is removed, the PWRGD signal goes high, resetting the oscillator and power conversion resumes, otherwise the inhibit cycle repeats.



11.12 Light-Load Behavior

The TPS84250 is a non-synchronous converter. One of the characteristics of a non-synchronous converter is that as the load current on the output is decreased, a point is reached where the energy delivered by a single switching pulse is more than the load can absorb. This causes the output voltage to rise slightly. This rise in output voltage is sensed by the feedback loop and the device responds by skipping one or more switching cycles until the output voltages falls back to the set point. At very light loads or no load, many switching cycles are skipped. The observed effect during this pulse skipping mode of operation is an increase in the peak to peak ripple voltage, and a decrease in the ripple frequency. The load current where pulse skipping begins is a function of the input voltage, the output voltage, and the switching frequency. A plot of the pulse skipping threshold current as a function of input voltage is given in Figure 38 for a number of popular output voltage and switching frequency combinations.




Figure 38. Pulse Skipping Threshold

11.13 Synchronization (CLK)

An internal phase locked loop (PLL) allows synchronization between 400 kHz and 1 MHz, and to easily switch from RT mode to CLK mode. To implement the synchronization feature, connect a square wave clock signal to the RT/CLK pin with a duty cycle between 20% to 80%. The clock signal amplitude must transition lower than 0.8 V and higher than 2.0 V. The start of the switching cycle is synchronized to the falling edge of RT/CLK pin. In applications where both RT mode and CLK mode are needed, the device can be configured as shown in Figure 39.

Before the external clock is present, the device works in RT mode where the switching frequency is set by the R_{RT} resistor. When the external clock is present, the CLK mode overrides the RT mode. The first time the CLK pin is pulled above the RT/CLK high threshold (2.0 V), the device switches from RT mode to CLK mode and the RT/CLK pin becomes high impedance as the PLL starts to lock onto the frequency of the external clock. It is not recommended to switch from CLK mode back to RT mode because the internal switching frequency drops to 100 kHz first before returning to the switching frequency set by the R_{RT} resistor .




Figure 39. CLK/RT Configuration



11.14 Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 180°C typically. The device reinitiates the power up sequence when the junction temperature drops below 165°C typically.

11.15 Layout Considerations

To achieve optimal electrical and thermal performance, an optimized PCB layout is required. Figure 40 and Figure 41 show two layers of a typical PCB layout. Some considerations for an optimized layout are:

- Use large copper areas for power planes (VIN, VOUT, and PGND) to minimize conduction loss and thermal stress.
- Place ceramic input and output capacitors close to the module pins to minimize high frequency noise.
- Locate additional output capacitors between the ceramic capacitor and the load.
- Place a dedicated AGND copper area beneath the TPS84250.
- Isolate the PH copper area from the VOUT copper area using the PGND copper area.
- Connect the AGND and PGND copper area at one point; at pins 8 & 9.
- Place R_{SET}, R_{RT}, and C_{SS} as close as possible to their respective pins.
- Use multiple vias to connect the power planes to internal layers.
- Use a dedicated sense line to connect R_{SET} to VOUT near the load for best regulation.




Figure 40. Typical Top-Layer Recommended Layout





Figure 41. Typical PGND-Layer Recommended Layout



11.16 EMI

The TPS84250 is compliant with EN55022 Class B radiated emissions. Figure 42 and Figure 43 show typical examples of radiated emissions plots for the TPS84250 operating from 24 V and 12 V respectively. Both graphs include the plots of the antenna in the horizontal and vertical positions.



Submit Documentation Feedback

Copyright © 2012–2017, Texas Instruments Incorporated



12 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (June 2013) to Revision B					
Added peak reflow and maximum number of reflows information	2				
Changes from Original (August 2012) to Revision A	Page				
Changed describing pins 8 & 9 not connected together internally	6				



PACKAGE OPTION ADDENDUM

7-Jun-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS84250RKGR	ACTIVE	B1QFN	RKG	41	500	RoHS (In Work) & Green (In Work)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	(54260 ~ TPS84250)	Samples
TPS84250RKGT	ACTIVE	B1QFN	RKG	41	250	RoHS (In Work) & Green (In Work)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	(54260 ~ TPS84250)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

7-Jun-2017

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- 1 The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- \sqrt{F} .\ The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.