TEXAS INSTRUMENTS www.ti.com

#### TRS3222E 3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH ±15-kV ESD PROTECTION

#### FEATURES

- ESD Protection for RS-232 Bus Pins
  - ±15-kV Human-Body Model (HBM)
  - ±8-kV IEC61000-4-2, Contact Discharge
  - ±15-kV IEC61000-4-2, Air-Gap Discharge
- Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU v.28 Standards
- Operates With 3-V to 5.5-V V<sub>CC</sub> Supply
- Operates up to 500 kbit/s
- Two Drivers and Two Receivers
- Low Standby Current . . . 1 µA Typ
- External Capacitors . . .  $4 \times 0.1 \ \mu F$
- Accepts 5-V Logic Input With 3.3-V Supply
- Alternative High-Speed Pin-Compatible Device (1 Mbit/s) for TRS3222E

#### **APPLICATIONS**

- Battery-Powered Systems
- PDAs
- Notebooks
- Laptops
- Palmtop PCs
- Hand-Held Equipment

#### DESCRIPTION/ORDERING INFORMATION

The TRS3222E consists of two line drivers, two line receivers, and a dual charge-pump circuit with  $\pm$ 15-kV ESD protection pin to pin (serial-port connection pins, including GND).

The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. The device operates at typical data signaling rates up to 500 kbit/s and a maximum of 30-V/µs driver output slew rate.

The TRS3222E can be placed in the power-down mode by setting the power-down ( $\overline{PWRDOWN}$ ) input low, which draws only 1 µA from the power supply. When the device is powered down, the receivers remain active while the drivers are placed in the high-impedance state. Also, during power down, the onboard charge pump is disabled; V+ is lowered to V<sub>CC</sub>, and V- is raised toward GND. Receiver outputs also can be placed in the high-impedance state by setting enable ( $\overline{EN}$ ) high.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DB, DW, OR PW PACKAGE (TOP VIEW)						
EN [ C1+ [ C1- [ C2+ [ C2- [ V- [ DOUT2 [ RIN2 [ ROUT2 [	1 2 3 4 5 6 7 8 9 10	20 19 18 17 16 15 14 13 12 11	PWRDOWN V <sub>CC</sub> GND DOUT1 RIN1 ROUT1 N.C. DIN1 DIN2 N.C.			
NOUIZ	10		L M.C.			

SLLS793-JUNE 2007

N.C. – No internal connection



# TRS3222E 3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH $\pm$ 15-kV ESD PROTECTION $_{\rm SLLS793-JUNE\ 2007}$



## ORDERING INFORMATION

T <sub>A</sub>	PA	CKAGE <sup>(1)(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RHL	Reel of 2000	TRS3222ECRHLR	PREVIEW
		Tube of 25	TRS3222ECDW	TDCCCC
	SOIC – DW	Reel of 2000	TRS3222ECDWR	TRS3222EC
0°C to 70°C		Tube of 70	TRS3222ECDB	DOODEO
	SSOP – DB	Reel of 2000	TRS3222ECDBR	RS22EC
		Tube of 70	TRS3222ECPW	DCOOFO
	TSSOP – PW	Reel of 2000	TRS3222ECPWR	RS22EC
	QFN – RHL	Reel of 2000	TRS3222EIRHLR	PREVIEW
	SOIC - DW	Tube of 25	TRS3222EIDW	TRODODEL
	SOIC - DW	Reel of 2000	TRS3222EIDWR	TRS3222EI
–40°C to 85°C		Tube of 70	TRS3222EIDB	DCOOFI
	SSOP – DB	Reel of 2000	TRS3222EIDBR	RS22EI
		Tube of 70	TRS3222EIPW	DOODEL
	TSSOP – PW Reel of 2000		TRS3222EIPWR	RS22EI

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

#### **FUNCTION TABLES**

#### EACH DRIVER<sup>(1)</sup>

INPUTS		OUTPUT
DIN	PWRDOWN	DOUT
Х	L	Z
L	н	н
Н	Н	L


(1) H = high level, L = low level, X = irrelevant, Z = high impedance

#### EACH RECEIVER<sup>(1)</sup>

INPUTS		OUTPUT
RIN	EN	ROUT
L	L	Н
н	L	L
Х	н	Z
Open	L	н

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off),

Open = input disconnected or connected driver off



Pin numbers are for the DB, DW, and PW packages.

#### Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range <sup>(2)</sup>	Supply voltage range <sup>(2)</sup>			
V+	Positive-output supply voltage range <sup>(2)</sup>		-0.3	7	V
V–	Negative-output supply voltage range <sup>(2)</sup>		0.3	-7	V
V + - V -	Supply voltage difference <sup>(2)</sup>			13	V
VI	Input voltage range	Driver (EN, PWRDOWN)	-0.3	6	N
		Receiver	-25	25	V
N		Driver	-13.2	13.2	V
Vo	Output voltage range	Receiver	-0.3	V <sub>CC</sub> + 0.3	V
		DB package		70	
0	$\mathbf{D}_{\mathbf{a}}$ (3)(4)	DW package		58	
$\theta_{JA}$	Package thermal impedance $^{(3)(4)}$	PW package		83	°C/W
		RHL package		PREVIEW	
TJ	Operating virtual junction temperature	· · ·		150	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C

 Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to network GND.

(3) Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) - T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

## **TRS3222E** 3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH ±15-kV ESD PROTECTION

SLLS793-JUNE 2007

#### **Recommended Operating Conditions**<sup>(1)</sup>

See Figure 5

				MIN	NOM	MAX	UNIT
	Supply voltage		$V_{CC} = 3.3 V$	3	3.3	3.6	V
	Supply voltage		$V_{CC} = 5 V$	4.5	5	5.5	v
V			$V_{CC} = 3.3 V$	2			V
VIH	Driver and control high-level input voltage DIN, EN, PWRDOWN	DIN, EN, FWRDOWN	$V_{CC} = 5 V$	2.4			v
$V_{\text{IL}}$	Driver and control low-level input voltage DIN, EN, PWRDOWN				0.8	V	
VI	Driver and control input voltage	DIN, EN, PWRDOWN		0		5.5	V
VI	V <sub>1</sub> Receiver input voltage					25	V
т.			TRS3222EC	0		70	°C
T <sub>A</sub>	Operating free-air temperature		TRS3222EI	-40		85	J

(1) Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V.

#### Electrical Characteristics<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
I <sub>I</sub>	Input leakage current (EN, PWRDOWN)			±0.01	±1	μA
	Supply current	No load, PWRDOWN at V <sub>CC</sub>		0.3	1	mA
ICC	Supply current (powered off)	No load, PWRDOWN at GND		1	10	μΑ

(1) Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V. (2) All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.

#### **DRIVER SECTION**

#### Electrical Characteristics<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PARAMETER	TEST CONDITIONS		MIN	TYP <sup>(2)</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	DOUT at $R_L = 3 k\Omega$ to GND,	DIN = GND	5	5.4		V
V <sub>OL</sub>	Low-level output voltage	DOUT at $R_L = 3 k\Omega$ to GND,	$DIN = V_{CC}$	-5	-5.4		V
I <sub>IH</sub>	High-level input current	$V_{I} = V_{CC}$			±0.01	±1	μA
IIL	Low-level input current	V <sub>I</sub> at GND			±0.01	±1	μA
	Chart circuit output ourroot <sup>(3)</sup>	V <sub>CC</sub> = 3.6 V	$V_{\Omega} = 0 V$		±35	±60	mA
IOS	Short-circuit output current <sup>(3)</sup>	V <sub>CC</sub> = 5.5 V	$v_0 = 0 v$		±30	±ου	ШA
r <sub>o</sub>	Output resistance	$V_{CC}$ , V+, and V- = 0 V,	$V_0 = \pm 2 V$	300	10M		Ω
	Output leakage current		$V_{CC} = 3 V \text{ to } 3.6 V,$ $V_O = \pm 12 V$			±25	
I <sub>OZ</sub>		PWRDOWN = GND	$V_{CC}$ = 4.5 V to 5.5 V, V <sub>O</sub> = ±10 V			±25	μA

(1)

(2)

Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V. All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C. Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one (3) output should be shorted at a time.

#### Switching Characteristics<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PARAMETER	TEST CONDITIONS		MIN	TYP <sup>(2)</sup>	MAX	UNIT
	Maximum data rate	C <sub>L</sub> = 1000 pF, One DOUT switching,	$R_L = 3 k\Omega$ , See Figure 1	250	500		kbit/s
t <sub>sk(p)</sub>	Pulse skew <sup>(3)</sup>	$C_L = 150 \text{ pF to } 2500 \text{ pF},$ See Figure 2	$R_L = 3 \ k\Omega$ to 7 $k\Omega$ ,		300		ns
	Slew rate, $R_{\rm I} = 3  k\Omega$ to 7 kΩ,		C <sub>L</sub> = 150 pF to 1000 pF	6		30	
SR(tr)	transition region (see Figure 1)	$V_{CC} = 3.3 V$	$C_{L} = 150 \text{ pF} \text{ to } 2500 \text{ pF}$	4		30	V/µs

(1) Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V. (2) All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C. (3) Pulse skew is defined as |t<sub>PLH</sub> - t<sub>PHL</sub>| of each channel of the same device.

## **TRS3222E** 3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH ±15-kV ESD PROTECTION

SLLS793-JUNE 2007

#### **RECEIVER SECTION**

#### Electrical Characteristics<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -1 mA	$V_{CC} - 0.6$	$V_{CC}$ – 0.1		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 1.6 mA			0.4	V
V	Positive-going input threshold voltage	$V_{CC} = 3.3 V$		1.5	2.4	V
V <sub>IT+</sub>		$V_{CC} = 5 V$		1.8	2.4	v
V	Negative-going input threshold voltage	V <sub>CC</sub> = 3.3 V	0.6	1.2		V
V <sub>IT</sub>		$V_{CC} = 5 V$	0.8	1.5		v
V <sub>hys</sub>	Input hysteresis (V <sub>IT+</sub> - V <sub>IT-</sub> )			0.3		V
I <sub>OZ</sub>	Output leakage current	<u>EN</u> = 1		±0.05	±10	μA
r <sub>l</sub>	Input resistance	$V_1 = \pm 3 \text{ V to } \pm 25 \text{ V}$	3	5	7	kΩ

(1) Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V. (2) All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.

#### Switching Characteristics<sup>(1)</sup>


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TYP <sup>(2)</sup>	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	C <sub>L</sub> = 150 pF, See Figure 3	300	ns
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	C <sub>L</sub> = 150 pF, See Figure 3	300	ns
t <sub>en</sub>	Output enable time	$C_L$ = 150 pF, $R_L$ = 3 k $\Omega$ , See Figure 4	200	ns
t <sub>dis</sub>	Output disable time	$C_L$ = 150 pF, $R_L$ = 3 k $\Omega$ , See Figure 4	200	ns
t <sub>sk(p)</sub>	Pulse skew <sup>(3)</sup>	See Figure 3	300	ns

(1) Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V. (2) All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C. (3) Pulse skew is defined as |t<sub>PLH</sub> - t<sub>PHL</sub>| of each channel of the same device.


SLLS793-JUNE 2007

#### PARAMETER MEASUREMENT INFORMATION



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbit/s, Z<sub>O</sub> = 50  $\Omega$ , 50% duty cycle, t<sub>r</sub>  $\leq$  10 ns, t<sub>f</sub>  $\leq$  10 ns.

#### Figure 1. Driver Slew Rate




#### **TEST CIRCUIT**

**VOLTAGE WAVEFORMS** 

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbit/s, Z<sub>O</sub> = 50  $\Omega$ , 50% duty cycle, t<sub>r</sub>  $\leq$  10 ns, t<sub>f</sub>  $\leq$  10 ns.





A. C<sub>L</sub> includes probe and jig capacitance.

B. The pulse generator has the following characteristics:  $Z_0$  = 50  $\Omega$ , 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns.


Figure 3. Receiver Propagation Delay Times

## TRS3222E 3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH $\pm 15\text{-kV}$ ESD PROTECTION



SLLS793-JUNE 2007

#### **PARAMETER MEASUREMENT INFORMATION (continued)**




- A. C<sub>L</sub> includes probe and jig capacitance.
- B. The pulse generator has the following characteristics:  $Z_0$  = 50  $\Omega$ , 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns.

Figure 4. Receiver Enable and Disable Times

## 3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH $\pm 15\text{-kV}$ ESD PROTECTION

SLLS793-JUNE 2007

#### **APPLICATION INFORMATION**



 $^{\dagger}$  C3 can be connected to V\_CC or GND.

- NOTES: A. Resistor values shown are nominal.
  - B. NC No internal connection
  - C. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown.

V <sub>CC</sub> vs CAPACITOR VALUES					
V <sub>CC</sub>	C1	C2, C3, and C4			
3.3 V $\pm$ 0.3 V	<b>0.1</b> μ <b>F</b>	<b>0.1</b> μF			
5 V $\pm$ 0.5 V	<b>0.047</b> μ <b>F</b>	<b>0.33</b> μF			
3 V to 5.5 V	<b>0.1</b> μF	<b>0.47</b> μF			



17-Mar-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TRS3222ECDB	ACTIVE	SSOP	DB	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	RS22EC	Samples
TRS3222ECDBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	RS22EC	Samples
TRS3222ECDW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TRS3222EC	Samples
TRS3222ECPW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	RS22EC	Samples
TRS3222ECPWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	RS22EC	Samples
TRS3222ECPWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	RS22EC	Samples
TRS3222ECPWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	RS22EC	Samples
TRS3222EIDB	ACTIVE	SSOP	DB	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	RS22EI	Samples
TRS3222EIDBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	RS22EI	Samples
TRS3222EIPW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	RS22EI	Samples
TRS3222EIPWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	RS22EI	Samples
TRS3222EIPWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	RS22EI	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.



#### www.ti.com

## PACKAGE OPTION ADDENDUM

17-Mar-2017

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and package die adhesive used between the die a

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


## **PACKAGE MATERIALS INFORMATION**


www.ti.com

#### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE AND REEL INFORMATION

#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal									
Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	ł (n
TRS3222ECDBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TRS3222ECDBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
TRS3222ECPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TRS3222EIDBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
TRS3222EIPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

17-Aug-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TRS3222ECDBR	SSOP	DB	20	2000	367.0	367.0	38.0
TRS3222ECPWR	TSSOP	PW	20	2000	367.0	367.0	38.0
TRS3222EIDBR	SSOP	DB	20	2000	367.0	367.0	38.0
TRS3222EIPWR	TSSOP	PW	20	2000	367.0	367.0	38.0

## **DW0020A**



## **PACKAGE OUTLINE**

#### SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



## DW0020A

## **EXAMPLE BOARD LAYOUT**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DW0020A

## **EXAMPLE STENCIL DESIGN**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  $\beta$ . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



## LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

#### DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated