











TUSB7320, TUSB7340

SLLSE76M - MARCH 2011 - REVISED JULY 2015

TUSB73x0 USB 3.0 xHCl Host Controller

Features

- USB 3.0-Compliant xHCI Host Controller
 - PCIe x1 Gen2 Interface
 - Four Downstream Ports
- Two or Four Downstream Ports
- Each Downstream Port
 - May Be Independently Enabled or Disabled
 - Has Adjustments for Transmit Swing, De-Emphasis, and Equalization Settings
 - May Be Marked as Removable or Nonremovable
 - Has Independent Power Control and Overcurrent Detection
- Requires No External Flash for Default Configuration
 - Optional Serial EEPROM for Custom Configuration
- Internal Spread Spectrum Generation
 - Low-Cost Crystal or Oscillator Support
- Best-In-Class Adaptive Receiver Equalizer Design

2 Applications

- **Notebooks**
- **Desktop Computers**
- Workstations
- Servers
- Add-In Cards and ExpressCard Implementations
- PCI Express-Based Embedded Host Controllers for HDTVs, Set-Top Boxes and Gaming Console **Applications**

3 Description

The TUSB7320 supports up to two downstream ports. The TUSB7340 is a USB 3.0-compliant xHCl host controller that supports up to four downstream ports. Both parts are available in a pin-compatible 100-pin RKM package. For the remainder of this document, the name TUSB73x0 is used to reference both the TUSB7320 and the TUSB7340.

The TUSB73x0 interfaces to the host system through a PCIe x1 Gen 2 interface and provides SuperSpeed. high-speed, full-speed, or low-speed connections on the downstream USB ports.

Device Information⁽¹⁾

_		= =	
PART NUMBER	PACKAGE	BODY SIZE (NOM)	
TUSB7320	WOEN MD (400)	9.00 mm × 9.00 mm	
TUSB7340	WQFN-MR (100)	9.00 11111 × 9.00 11111	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application






Table of Contents

1	Features 1		7.4 Programming	15
2	Applications 1		7.5 Register Maps	19
3	Description 1	8	Application and Implementation	95
4	Revision History2		8.1 Application Information	95
5	Pin Configuration and Functions		8.2 Typical Application	96
6	Specifications8	9	Power Supply Recommendations	104
•	6.1 Absolute Maximum Ratings 8		9.1 Power-Up and Power-Down Sequencing	104
	6.2 ESD Ratings8		9.2 PCI Express Power Management	105
	6.3 Recommended Operating Conditions	10	Layout	106
	6.4 Thermal Information		10.1 Layout Guidelines	106
	6.5 3.3-V I/O Electrical Characteristics		10.2 Layout Example	107
	6.6 Input Clock Specification9	11	Device and Documentation Support	108
	6.7 Input Clock 1.8-V DC Characteristics		11.1 Device Support	108
	6.8 Crystal Specification		11.2 Documentation Support	108
	6.9 TUSB7320 Power Consumption		11.3 Community Resources	109
	6.10 TUSB7340 Power Consumption		11.4 Related Links	109
7	Detailed Description 11		11.5 Trademarks	109
	7.1 Overview		11.6 Electrostatic Discharge Caution	109
	7.2 Functional Block Diagram		11.7 Glossary	109
	7.3 Feature Description	12	Mechanical, Packaging, and Orderable Information	109

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision L (August 2013) to Revision M

Page

•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Deleted from Section Clock Source Requirements part of the paragraph; -50MHz. Changed supported Crystal value to 24MHZ and 48 MHz	. 14
•	Deleted the first ItemizedList under Two-Wire Serial-Bus Interface section	. 15
•	Deleted part of sentence from Table 112. in bit row 30, description; 'with the PLLSEL field	. 55
•	Deleted the Description from Table 112, in row 29:24 and replaced with Reserved also, replaced rw with w in same row	. 55

Changes from Revision K (March 2011) to Revision L

Page

•	Added text "If a 48 MHz reference clock is used instead of a crystal, GRST# must remain asserted until the 48 MHz clock is stable"	5
•	Added text - "If a 48 MHz reference clock is used instead of a crystal, GRST# must remain asserted until the 48 MHz clock is stable"	104
•	Replaced the Power Up Sequence image	


Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated



5 Pin Configuration and Functions


RKM Package 100-Pin WQFN-MR Exposed Thermal Pad TUSB7320 Top View



Submit Documentation Feedback



RKM Package 100-Pin WQFN-MR Exposed Thermal Pad TUSB7340 Top View



The following tables give a description of the terminals. These terminals are grouped in tables by functionality. Each table includes the terminal name, terminal number, I/O type, and terminal description.

Pin Functions

TYPE	DESCRIPTION
I	Input
0	Output
I/O	Input/Output
PD, PU	Internal pulldown/pullup
S	Strapping pin
Р	Power supply
G	Ground

Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated



Clock and Reset Signals

PIN						
NAME	TUSB7320 NO.	TUSB7340 NO.	1/0	DESCRIPTION		
CLOCK AND RESE	T SIGNALS					
GRST#	A15	A15	I PU	Global power reset. This reset brings all of the TUSB73x0 internal registers to their default states. When GRST# is asserted, the device is completely nonfunctional. GRST# should be asserted until all power rails are valid at the device. If a 24 MHz or 48 MHz reference clock is used instead of a crystal, GRST# must remain asserted until the 24 MHz or 48 MHz clock is stable.		
XI	A23	A23	I	rystal input. This terminal is the crystal input for the internal oscillator. The input may alternately be iven by the output of an external oscillator. When using a crystal a 2- $M\Omega$ feedback resistor is quired between XI and XO.		
хо	A22	A22	0	stal output. This terminal is crystal output for the internal oscillator. If XI is driven by an external illator this pin may be left unconnected. When using a crystal a 2-M Ω feedback resistor is required ween XI and XO.		
FREQSEL	B14	B14	I	Frequency select. This terminal indicates the oscillator input frequency and is used to configure the correct PLL multiplier. This pin should be set low for normal operation.		
PCIE_REFCLKP	A45	A45	I	PCI Express Reference Clock. PCIE_REFCLKP and PCIE_REFCLKN comprise the differential input		
PCIE_REFCLKN	B41	B41	I	pair for the 100-MHz system reference clock.		
PERST#	A40	A40	I	PCI Express Reset Input. The PERST# signal is used to signal when the system power is stable. The PERST# signal is also used to generate an internal power on reset		
PCI EXPRESS SIGN	IALS ⁽¹⁾					
PCIE_TXP	B38	B38	0	PCI Express transmitter differential pair (positive).		
PCIE_TXN	A41	A41	0	PCI Express transmitter differential pair (negative).		
PCIE_RXP	B39	B39	I	PCI Express receiver differential pair (positive).		
PCIE_RXN	A42	A42	I	PCI Express receiver differential pair (negative).		
WAKE#	B35	B35	0	Wake. Wake is an active low signal that is driven low to reactivate the PCI Express link hierarchy's main power rails and reference clocks. Note: WAKE# is not a failsafe I/O and should not be connected to a 3.3-V auxiliary supply while VDD33 is not present.		
CLKREQ#	B36	B36	0	PCI Express REFCLK Request signal.		
USB DOWNSTREAM	I SIGNALS	ļ.				
USB_SSTXP_DN1	A17	A17	0	USB SuperSpeed transmitter differential pair (positive). Note: When routing, it is permissible to swap the positive and negative signals in Port 1 SSTX differential pair.		
USB_SSTXN_DN1	B15	B15	0	USB SuperSpeed transmitter differential pair (negative). Note: When routing, it is permissible to swap the positive and negative signals in Port 1 SSTX differential pair.		
USB_SSRXP_DN1	A18	A18	ı	USB SuperSpeed receiver differential pair (positive). Note: When routing, it is permissible to swap the positive and negative signals in Port 1 SSRX differential pair.		
USB_SSRXN_DN1	B16	B16	ı	USB SuperSpeed receiver differential pair (negative). Note: When routing, it is permissible to swap the positive and negative signals in Port 1 SSRX differential pair.		
USB_DP_DN1	A20	A20	I/O	USB High-speed differential transceiver (positive).		
USB_DM_DN1	B18	B18	I/O	USB High-speed differential transceiver (negative).		
PWRON1#	B33	B33	O PD	USB DS Port 1 Power On Control for Downstream Power. The terminal is used for control of the downstream power switch. If the PWRON_POLARITY bit is set to 1, this pin is active high and the internal pulldown is disabled. This pin may be at low impedance when power rails are removed.		
OVERCUR1#	A36	A36	I PU	USB DS Port 1 Overcurrent Detection. 0: overcurrent detected; 1: overcurrent not detected		
USB_SSTXP_DN2	A11	A11	0	USB SuperSpeed transmitter differential pair (positive). Note: When routing, it is permissible to swap the positive and negative signals in Port 2 SSTX differential pair.		
USB_SSTXN_DN2	B10	B10	0	USB SuperSpeed transmitter differential pair (negative). Note: When routing, it is permissible to swap the positive and negative signals in Port 2 SSTX differential pair.		
USB_SSRXP_DN2	В9	В9	ı	USB SuperSpeed receiver differential pair (positive). Note: When routing, it is permissible to swap the positive and negative signals in Port 2 SSRX differential pair.		

(1) The only failsafe pins in the device are WAKE and CLKREQ#. No other pins are failsafe.



Clock and Reset Signals (continued)

	PIN Clock and Reset Signals (continued)						
	TUSB7320	TUSB7340	1/0	DESCRIPTION			
NAME	NO.	NO.					
USB_SSRXN_DN2	A10	A10	I	USB SuperSpeed receiver differential pair (negative). Note: When routing, it is permissible to swap the positive and negative signals in Port 2 SSRX differential pair.			
USB_DP_DN2	B12	B12	I/O	USB High-speed differential transceiver (positive).			
USB_DM_DN2	A13	A13	I/O	USB High-speed differential transceiver (negative).			
PWRON2#	B34	B34	O PD	USB DS Port 2 Power On Control for Downstream Power. The terminal is used for control of the downstream power switch. If the PWRON_POLARITY bit is set to 1, this pin is active high and the internal pulldown is disabled. This pin may be at low impedance when power rails are removed.			
OVERCUR2#	A37	A37	I PU	USB DS Port 2 Overcurrent Detection. 0: overcurrent detected; 1: overcurrent not detected			
USB_SSTXP_DN3		B28	0	USB SuperSpeed transmitter differential pair (positive). Note: When routing, it is permissible to swap the positive and negative signals in Port 3 SSTX differential pair.			
USB_SSTXN_DN3		A30	0	USB SuperSpeed transmitter differential pair (negative). Note: When routing, it is permissible to swap the positive and negative signals in Port 3 SSTX differential pair.			
USB_SSRXP_DN3	-	B27	I	USB SuperSpeed receiver differential pair (positive). Note: When routing, it is permissible to swap the positive and negative signals in Port 3 SSRX differential pair.			
USB_SSRXN_DN3		A29	I	JSB SuperSpeed receiver differential pair (negative). Note: When routing, it is permissible to swap the positive and negative signals in Port 3 SSRX differential pair.			
USB_DP_DN3		B25	I/O	USB High-speed differential transceiver (positive).			
USB_DM_DN3		A27	I/O	USB High-speed differential transceiver (negative).			
PWRON3#	_	A46	O PD	USB DS Port 3 Power On Control for Downstream Power. The terminal is used for control of the downstream power switch. If the PWRON_POLARITY bit is set to 1, this pin is active high and the internal pulldown is disabled. This pin may be at low impedance when power rails are removed.			
OVERCUR3#	1	B43	I PU	USB DS Port 3 Overcurrent Detection. 0: overcurrent detected; 1: overcurrent not detected			
USB_SSTXP_DN4	_	В7	0	USB SuperSpeed transmitter differential pair (positive). Note: When routing, it is permissible to swap the positive and negative signals in Port 4 SSTX differential pair.			
USB_SSTXN_DN4		A8	0	USB SuperSpeed transmitter differential pair (negative). Note: When routing, it is permissible to swap the positive and negative signals in Port 4 SSTX differential pair.			
USB_SSRXP_DN4		В6	I	USB SuperSpeed receiver differential pair (positive). Note: When routing, it is permissible to swap the positive and negative signals in Port 4 SSRX differential pair.			
USB_SSRXN_DN4	_	A7	I	USB SuperSpeed receiver differential pair (negative). Note: When routing, it is permissible to swap the positive and negative signals in Port 4 SSRX differential pair.			
USB_DP_DN4	1	B5	I/O	USB High-speed differential transceiver (positive).			
USB_DM_DN4		A5	I/O	USB High-speed differential transceiver (negative).			
PWRON4#	_	A48	O PD	USB DS Port 4 Power On Control for Downstream Power. The terminal is used for control of the downstream power switch. If the PWRON_POLARITY bit is set to 1, this pin is active high and the internal pulldown is disabled. This pin may be at low impedance when power rails are removed.			
OVERCUR4#	_	B45	I PU	USB DS Port 4 Overcurrent Detection. 0: overcurrent detected; 1: overcurrent not detected			
I ² C SIGNALS							
SCL	B2	B2	I/O	I ² C Clock - If no I ² C device is present, pull this line down to disable.			
SDA	A2	A2	I/O	I ² C Data - If no I ² C device is present, pull this line down to disable.			
TEST AND MISCELL	ANEOUS SIG	NALS					
JTAG_TCK	A32	A32	I PD	JTAG test clock			
JTAG_TDI	A35	A35	I PU	JTAG test data in			
JTAG_TDO	B31	B31	O PD	JTAG test data out			

Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated



Clock and Reset Signals (continued)

PIN					
NAME	TUSB7320 NO.	TUSB7340 NO.	1/0	DESCRIPTION	
JTAG_TMS	B30	B30	I PU	JTAG test mode select	
JTAG_RST#	B32	B32	I PD	JTAG reset. Should be pulled low for normal operation.	
GPIO0	A49	A49	I/O PU		
GPIO1	B46	B46	I/O PU	Constal purpose I/O	
GPIO2	B47	B47	I/O PU	General purpose I/O	
GPIO3	B48	B48	I/O PU		
SMI	В3	В3	0	System management interrupt Note: This pin is active high and should not be pulled up/down.	
R1EXT	A24	A24	OI	High precision external resistor used for calibration. A resister value of 9.09 K Ω ±1% accuracy is	
R1EXTRTN	B23	B23	OI	connected between the terminals R1EXT and R1EXTRTN.	
AUX_DET	A52	A52	I	Auxiliary power detect. This pin indicates if the TUSB73X0 is enabled for wakeup from D3cold. Note: If this feature is implemented, AUX_DET must be pulled to VDD33 to prevent leakage.	
NC	B4, A5, B5, B6, A7, B7, A8, B8, B13, A14, B25, A26, B26, A27, B27, B28, A29, B29, A30, A43, B43, B45, A46, A48	A14, B8, B13, A26, B29, A43	I/O	Pins are not connected internally. Note: TUSB7320 pins B4 and B26 may be connected to VDDA_3P3 to support a dual-layout option with the TUSB7340.	
POWER SIGNALS					
VDD33	A3, A34, A39, A47, A51	A3, A34, A39, A47, A51	PW R	3.3-V I/O power rail	
VDDA_3P3	B11, A19, A21, A25, B22, A44	B4, B11, A19, A21, A25, B22, B26, A44	PW R	3.3-V analog power rail	
VDD11	A1, B1, A4, A6, A9, A12, A16, B17, B19, B24, A28, A33, A31, A38, B37, B40, B42, B44, A50	A1, B1, A4, A6, A9, A12, A16, B17, B19, B24, A28, A33, A31, A38, B37, B40, B42, B44, A50	PW R	1.1-V core power rail	
VSS	B20, A53	B20, A53	PW R	Ground. The ground pad is labeled A53 for schematic purposes.	
VSS_NC	C1, C2, C3, C4	C1, C2, C3, C4	PW R	The corner pins, which are for mechanical stability of the package, are connected to ground internally. These pins may be connected to VSS or left unconnected.	
vss_osc	B21	B21	PW R	Oscillator return. If using a crystal, the load capacitors should use this signal as the return path and it should not be connected to the PCB ground. If using an oscillator, this should be connected to PCB Ground.	



6 Specifications

See the PCIe and USB specifications referred to in *Related Documents* for the electrical characteristics of those interfaces.

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
		VDD33	-0.5	3.6	V
	Supply voltage	VDDA_3P3	-0.5	3.6	V
		VDD11	-0.3	1.4	V
		PCI Express (RX)	0	1.2	V
	lanut valtaga	PCI Express REFCLK (single-ended)	-0.5	VDD33 + 0.5	V
VI	Input voltage	REFCLK (differential)	-0.3	1.15	V
		Miscellaneous 3.3 V IO	-0.5	VDD33 + 0.5	V
	Output voltage	PCI Express (TX)	0.8	1.2	V
Vo		Miscellaneous 3.3 V IO	-0.5	VDD33 + 0.5	V
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1500	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
		VDD33	3	3.3	3.6	V
	Supply voltage range	VDDA_3P3	3	3.3	3.6	
		VDD11 ⁽¹⁾	0.99	1.1	1.21	V
_	Operating free-air temperature range		0		70	°C
IA		Industrial version	-40		85	
_	On another investigation to an another and		0		105	°C
IJ	Operating junction temperature range	Industrial version	-40		105	

(1) A 1.05-V supply may be used as long as minimum supply conditions are met.

Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated

²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

		TUSB7320, TUSB7340	
	THERMAL METRIC ⁽¹⁾	RKM (WQFN-MR)	UNIT
		100 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	25.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	9.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	15.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	7.5	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	0.4	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 3.3-V I/O Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	OPERATION	TEST CONDITIONS	MIN	MAX	UNIT
V _{IH}	High-level input voltage (1)	VDD33		2	VDD33	V
V	Low-level input voltage (1)	VDD33		0	0.8	V
V _{IL}	Low-level input voltage	VDD33	JTAG pins only	0	0.55	V
V_{I}	Input voltage			0	VDD33	V
Vo	Output voltage (2)			0	VDD33	V
t _t	Input transition time (t _{rise} and t _{fall})			0	25	ns
V_{hys}	Input hysteresis (3)				0.13 VDD33	V
V_{OH}	High-level output voltage	VDD33	$I_{OH} = -4 \text{ mA}$	2.4		V
V_{OL}	Low-level output voltage	VDD33	$I_{OL} = 4 \text{ mA}$		0.4	V
l _{OZ}	High-impedance, output current (2)	VDD33	$V_I = 0$ to VDD33		±20	μΑ
I _{OZP}	High-impedance, output current with internal pullup or pulldown resistor (4)	VDD33	$V_I = 0$ to VDD33		±225	μΑ
I _I	Input current ⁽⁵⁾	VDD33	$V_I = 0$ to VDD33		±15	μΑ

Applies to external inputs and bidirectional buffers.

6.6 Input Clock Specification

See External Clock.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Frequency Tolerance	Operational Temperature			±50	ppm
Frequency Stability	1 year aging			±100	ppm
Rise / Fall Time	20% - 80%			6	ns
Reference Clock R _J with JTF (1 sigma) ⁽¹⁾⁽²⁾			0.8		ps
Reference Clock T _J with JTF (total p-p) ⁽²⁾⁽³⁾			25		ps
Reference Clock Jitter (absolute p-p) (4)			50	·	ps

Sigma value assuming Gaussian distribution.

Applies to external outputs and bidirectional buffers.
Applies to PERST, GRST, and PME.

Applies to GRST (pullup) and most GPIO (pullup). Applies to external input buffers.

After application of JTF.

Calculated as 14.1 x R_J+D_J

Absolute phase jitter (p-p)



6.7 Input Clock 1.8-V DC Characteristics

See External Clock.

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{IH}	High-level input voltage	0.65 V _{DDS}			V
V _{IL}	Low-level input voltage			$0.35\ V_{DDS}$	V
V	I _O = -2 mA, V _{DDS} = 1.62 to 1.98 V, driver enabled, pullup or pulldown disabled	V _{DDS} -0.45			V
V _{OH}	I _O = -2 mA, V _{DDS} = 1.4 to 1.6 V, driver enabled, pullup or pulldown disabled	0.75 V _{DDS}			V
V	$I_{\rm O}$ = 2 mA, driver enabled, $V_{\rm DDS}$ = 1.62 to 1.98 V, pullup or pulldown disabled			0.45	W
V _{OL}	I _O = 2 mA, V _{DDS} = 1.4 to 1.6 V, driver enabled, pullup or pulldown disabled			0.25 V _{DDS}	V

6.8 Crystal Specification

See External Crystal.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Frequency Tolerance	Operational Temperature			±50	ppm
Frequency Stability	1 year aging			±100	ppm
Load Capacitance		12		24	pF
ESR				50	Ω

6.9 TUSB7320 Power Consumption

	VCore 1.05 V		V I/O 3.3 V		TOTAL
	mA	mW	mA	mW	mW
ACTIVE STATES					
2 SuperSpeed devices active ⁽¹⁾	594	623.70	115	379.50	1003.20
1 SuperSpeed device active ⁽¹⁾	410	430.50	115	379.50	810.00
POWER-MANAGEMENT STATES					
System on - device idle ⁽²⁾	55	57.75	4	13.20	70.95
System suspend	55	57.75	4	13.20	70.95
System hibernate	55	57.75	4	13.20	70.95

- (1) Device active indicates that connected devices are actively transferring data.
- (2) No downstream devices are connected.

6.10 TUSB7340 Power Consumption

		VCore 1.05 V		V I/O 3.3 V	
	mA	mW	mA	mW	mW
ACTIVE STATES	·				
4 SuperSpeed devices active ⁽¹⁾	880	924.00	115	379.50	1303.50
3 SuperSpeed devices active ⁽¹⁾	740	777.00	115	379.50	1156.50
2 SuperSpeed devices active ⁽¹⁾	597	626.85	115	379.50	1006.35
1 SuperSpeed devices active ⁽¹⁾	420	441.00	115	379.50	820.50
POWER-MANAGEMENT STATES	·				
System on - device idle (2)	63	66.15	4	13.20	79.35
System suspend	63	66.15	4	13.20	79.35
System hibernate	63	66.15	4	13.20	79.35

(1) Device active indicates that connected devices are actively transferring data.

(2) No downstream devices are connected.

Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated




7 Detailed Description

7.1 Overview

The TUSB73x0 interfaces to the host system through a PCIe x1 Gen 2 interface and provides SuperSpeed, high-speed, full-speed, or low-speed connections on the downstream USB ports.

7.2 Functional Block Diagram



Copyright © 2011–2015, Texas Instruments Incorporated



7.3 Feature Description

7.3.1 PHY Control

7.3.1.1 Output Voltage Swing Control

The output swing of each transmitter can be independently set to one of a number of settings through the SWING bits in the *De-Emphasis and Swing Control Register*.

Reducing the output amplitude decreases the current drawn in direct proportion to the reduction in swing, thereby saving power.

Table 1. Differential Output Swing

SWING VALUE	AC-COUPLED AMPLITUDE
0000	2.7
0001	147
0010	222
0011	298
0100	373
0101	449
0110	525
0111	600
1000	702
1001	777
1010	853
1011	928
1100	1050
1101	1082
1110	1164
1111	1253

Submit Documentation Feedback



7.3.1.1.1 De-Emphasis Control

De-emphasis provides a means to compensate for high-frequency attenuation in the attached media. De-emphasis causes the output amplitude to be smaller for bits which are not preceded by a transition than for bits which are. Fifteen different de-emphasis settings are provided through the PORTx_DE bits in the *De-Emphasis and Swing Control Register*.

Table 2. Differential Output De-Emphasis

AMPLITUDE RED

VALUE	AMPLITUDE	REDUCTION
	%	dB
0000	0	0
0001	5.33	-0.48
0010	9.52	-0.87
0011	13.8	-1.29
0100	18.1	-1.73
0101	22.5	-2.21
0110	27.0	-2.73
0111	31.4	-3.28
1000	36.2	-3.9
1001	40.8	-4.55
1010	45.4	-5.26
1011	50.2	-6.05
1100	55.0	-6.93
1101	59.7	-7.90
1110	64.5	-8.99
1111	69.3	-10.27

7.3.1.2 Adaptive Equalizer

All receive channels in this macro family incorporate an adaptive equalizer, which can compensate for channel insertion loss by attenuating the low frequency components with respect to the high frequency components of the signal, thereby reducing inter-symbol interference.

The equalizer can be configured through the Portx_EQ bits of the *Equalizer Control Register*. Table 3 summarizes the options, which are:

- No adaptive equalization. The equalizer provides a flat response at the maximum gain. This setting may be appropriate if jitter at the receiver occurs predominantly as a result of crosstalk rather than frequency dependent loss.
- Fully adaptive equalization. Both the low frequency gain and zero position of the equalizer are determined
 algorithmically by analyzing the data patterns and transition positions in the received data. FTC refers to the
 algorithm that controls the zero position. In the FTC normal mode, the zero is decreased in frequency when
 more equalization is needed; in the FTC reversed mode, the zero is increased in frequency when more
 equalization is needed. The fully adaptive with FTC reversed setting should be used for most applications.
- Hold. The equalizer state is held at its current gain level and zero point.
- *Initialize*. The equalizer is initialized to a mid-point gain level, with the zero set to a frequency appropriate for the receiver data rate.
- Partially adaptive equalization. The low frequency gain of the equalizer is determined algorithmically by
 analyzing the data patterns and transition positions in the received data. The zero position is fixed in one of
 eight zero positions. For any given application, the optimal setting is a function of the loss characteristics of
 the channel and the spectral density of the signal as well as the data rate, which means it is not possible to
 identify the best setting by data rate alone, although generally speaking, the lower the line rate, the lower the
 zero frequency that will be required.



When enabled, the receiver equalization logic analyzes data patterns and transition times to determine whether the low frequency gain of the equalizer should be increased or decreased. For the fully adaptive setting (EQ = 0001), if the low frequency gain reaches the minimum value, the zero frequency is then reduced. Likewise, if it reaches the maximum value, the zero frequency is then increased.

The decision logic is implemented as a voting algorithm with a relatively long analysis interval. The slow time constant that results reduces the probability of incorrect decisions but allows the equalizer to compensate for the relatively stable response of the channel.

AMPLITUDE REDUCTION EQ VALUE LOW-FREQUENCY GAIN ZERO FREQUENCY 0000 Maximum 0001 Fully Adaptive, FTC Normal Fully Adaptive, FTC Reversed 0010 0011 Hold 0100 0101 Initialize 0110 0111 1000 365 MHz 1001 275 MHz 1010 195 MHz

Partially Adaptive

Table 3. Receiver Equalizer Configuration

7.3.2 Input Clock

7.3.2.1 Clock Source Requirements

1011

1100

1101

1110

1111

The TUSB73x0 supports an external oscillator source or a crystal unit. The frequency of the clock source may be 24 MHz or 48 MHz. If a clock is provided to XI instead of a crystal, XO is left open and VSSOSC should be connected to the PCB ground plane. Otherwise, if a crystal is used, the connection needs to follow the guidelines below.

Because XI and XO are coupled to other leads and supplies on the PCB, it is important to keep them as short as possible and away from any switching leads. It is also recommended to minimize the capacitance between XI and XO. This can be accomplished by connecting the VSSOSC lead to the two external capacitors CL1 and CL2 and shielding them with the clean ground lines. The VSSOSC should not be connected to PCB ground when using a crystal.

Load capacitance (C_{load}) of the crystal varying with the crystal vendors is the total capacitance value of the entire oscillation circuit system as seen from the crystal. It includes two external capacitors CL1 and CL2.

Product Folder Links: TUSB7320 TUSB7340

ubinit Documentation Feedback

140 MHz

105 MHz

75 MHz

55 MHz 50 MHz






Figure 1. Oscillation Circuit

7.3.2.2 External Clock

When using an external clock source, the reference clock should have a ±100 PPM or better frequency stability and have less than 50-ps absolute peak to peak jitter or less than 25-ps peak to peak jitter after applying the USB 3.0 jitter transfer function. XI should be tied to the clock source and XO should be left floating. The input clock must be 1.8-V LVCMOS; this input is not 3.3-V tolerant.

7.3.2.3 External Crystal

An external 2-M Ω feedback resistor is required between XI and XO when using a crystal. See Crystal Specification for additional crystal specifications.

7.4 Programming

7.4.1 Two-Wire Serial-Bus Interface

The host controller provides a two-wire serial-bus interface to load subsystem identification information and specific register defaults from an external EEPROM. The serial-bus interface signals include SDA and SCL. The use of an external EEPROM is optional. The TUSB73x0 will function with the default settings. For motherboard down applications, BIOS can be used to set all of the options available on the TUSB73x0.

On a PCIe Add-in Card, an EEPROM is only needed if a any of the following is true:

- Mark one or more USB ports as nonremovable.
- Disable one or more USB ports.
- Set a PCIe Subsystem ID and Subsystem Vendor ID.
- Change the default de-emphasis/swing/equalizer settings of the SuperSpeed USB ports.
- Change the default L0s and L1 latency values for PCle.
- Change the default PWRON polarity to active high instead of active low.

7.4.1.1 Serial-Bus Interface Implementation

Copyright © 2011-2015, Texas Instruments Incorporated

To enable the serial-bus interface, a pullup resistor must be implemented on the SCL signal. At the rising edge of PERST# or GRST#, whichever occurs later in time, the SCL terminal is checked for a pullup resistor. If one is detected, then bit 3 (SBDETECT) in Serial Bus Control and Status Register) is set. Software may disable the serial-bus interface at any time by writing a 0b to the SBDETECT bit. If no external EEPROM is required, then the serial-bus interface is permanently disabled by attaching a pulldown resistor to the SCL signal.



The host controller implements a two-terminal serial interface with one clock signal (SCL) and one data signal (SDA). The SCL signal is a unidirectional output from the host controller and the SDA signal is bidirectional. Both are open-drain signals and require pullup resistors. The host controller is a bus master device and drives SCL at approximately 60 kHz during data transfers and places SCL in a high-impedance state (0 frequency) during bus idle states. The serial EEPROM is a bus slave device and must acknowledge a slave address equal to A0h. Figure 2 illustrates an example application implementing the two-wire serial bus.




Figure 2. Serial EEPROM Application

7.4.1.2 Serial-Bus Interface Protocol

All data transfers are initiated by the serial-bus master. The beginning of a data transfer is indicated by a start condition, which is signaled when the SDA line transitions to the low state while SCL is in the high state, as illustrated in Figure 3. The end of a requested data transfer is indicated by a stop condition, which is signaled by a low-to-high transition of SDA while SCL is in the high state, as shown in Figure 3. Data on SDA must remain stable during the high state of the SCL signal, as changes on the SDA signal during the high state of SCL are interpreted as control signals, that is, a start or stop condition.




Figure 3. Serial-Bus Start and Stop Conditions and Bit Transfers

Data is transferred serially in 8-bit bytes. During a data transfer operation, the exact number of bytes that are transmitted is unlimited. However, each byte must be followed by an acknowledge bit to continue the data transfer operation. An acknowledge (ACK) is indicated by the data byte receiver pulling the SDA signal low, so that it remains low during the high state of the SCL signal. Figure 4 illustrates the acknowledge protocol.






Figure 4. Serial-Bus Protocol Acknowledge

The host controller performs three basic serial-bus operations: single byte reads, single byte writes, and multibyte reads. The single byte operations occur under software control. The multibyte read operations are performed by the serial EEPROM initialization circuitry immediately after a PCI Express reset. See *TUSB7340 Power Consumption*, *Serial-Bus EEPROM Application*, for details on how the host controller automatically loads the subsystem identification and other register defaults from the serial-bus EEPROM.

Figure 5 illustrates a single byte write. The host controller issues a start condition and sends the 7-bit slave device address and the R/W command bit is equal to 0b. A 0b in the R/W command bit indicates that the data transfer is a write. The slave device acknowledges if it recognizes the slave address. If no acknowledgment is received by the host controller, then bit 1 (SB_ERR) is set in the serial-bus control and status register (PCI offset BCh, see *Serial Bus Control and Status Register*). Next, the EEPROM word address is sent by the host controller, and another slave acknowledgment is expected. Then the host controller delivers the data byte MSB first and expects a final acknowledgment before issuing the stop condition.




Figure 5. Serial-Bus Protocol - Byte Write

Figure 6 illustrates a single byte read. The host controller issues a start condition and sends the 7-bit slave device address and the R/W command bit is equal to 0b (write). The slave device acknowledges if it recognizes the slave address. Next, the EEPROM word address is sent by the host controller, and another slave acknowledgment is expected. Then, the host controller issues a restart condition followed by the 7-bit slave address and the R/W command bit is equal to 1b (read). Once again, the slave device responds with an acknowledge. Next, the slave device sends the 8-bit data byte, MSB first. Because this is a 1-byte read, the host controller responds with no acknowledge (logic high) indicating the last data byte. Finally, the host controller issues a stop condition.




Figure 6. Serial-Bus Protocol - Byte Read

Figure 7 illustrates the serial interface protocol during a multi-byte serial EEPROM download. The serial-bus protocol starts exactly the same as a 1-byte read. The only difference is that multiple data bytes are transferred. The number of transferred data bytes is controlled by the host controller master. After each data byte, the host controller master issues acknowledge (logic low) if more data bytes are requested. The transfer ends after a host controller master no acknowledge (logic high) followed by a stop condition.




Figure 7. Serial-Bus Protocol - Multibyte Read

Bit 7 (PROT_SEL) in the serial-bus control and status register changes the serial-bus protocol. Each of the three previous serial-bus protocol figures illustrates the PROT_SEL bit default (logic low). When this control bit is asserted, the word address and corresponding acknowledge are removed from the serial-bus protocol. This feature allows the system designer a second serial-bus protocol option when selecting external EEPROM devices.

7.4.1.3 Serial-Bus EEPROM Application

A serial EEPROM interface is implemented to pre-load several registers. The registers and corresponding bits that are loaded through the EEPROM are provided in Table 4.

Table 4. EEPROM Register Loading Map

SERIAL EEPROM WORD ADDRESS	BYTE DESCRIPTION		
00h	TUSB73X0 Function Indicator (00h)		
01h	Number of Bytes (19h)		
02h	PCI D0h, Subsystem Vendor ID, Byte 0		
03h	PCI D1h, Subsystem Vendor ID, Byte 1		
04h	PCI D2h, Subsystem ID, Byte 0		
05h	PCI D3h, Subsystem ID, Byte 1		
06h	PCI D4h, General Control 0, Byte 0		
07h	PCI D5h, General Control 0, Byte 1		
08h	PCI D8h, General Control 1, Byte 0		

Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated



Table 4. EEPROM Register Loading Map (continued)

SERIAL EEPROM WORD ADDRESS	BYTE DESCRIPTION
09h	PCI DCh, General Control 2, Byte 0
0Ah	PCI E0h, USB Control, Byte 0
0Bh	PCI E1h, USB Control, Byte 1
0Ch	PCI E2h, USB Control, Byte 2
0Dh	PCI E3h, USB Control, Byte 3
0Eh	PCI E4h, De-emphasis and Swing Control, Byte 0
0Fh	PCI E5h, De-emphasis and Swing Control, Byte 1
10h	PCI E6h, De-emphasis and Swing Control, Byte 2
11h	PCI E7h, De-emphasis and Swing Control, Byte 3
12h	PCI E8h, Equalizer Control, Byte 0
13h	PCI E9h, Equalizer Control, Byte 1
14h	PCI EAh, Equalizer Control, Byte 2
15h	PCI EBh, Equalizer Control, Byte 3
16h	PCI ECh, Custom PHY Transmit/Receive Control, Byte 0
17h	PCI EDh, Custom PHY Transmit/Receive Control, Byte 1
18h	PCI EEh, Custom PHY Transmit/Receive Control, Byte 2
19h	PCI EFh, Custom PHY Transmit/Receive Control, Byte 3
1Ah	PCI 61h, Frame Length Adjustment Register
1Bh	End of List Indicator (80h)

This format must be explicitly followed for the host controller to correctly load initialization values from a serial EEPROM. All byte locations must be considered when programming the EEPROM.

The serial EEPROM is addressed by the host controller at slave address 1010 000b. This slave address is internally hardwired and cannot be changed by the system designer. Therefore, all three hardware address bits for the EEPROM are tied to VSS to achieve this address. The serial EEPROM in the sample application circuit (Figure 2) assumes the 1010b high-address nibble. The lower three address bits are terminal inputs to the chip, and the sample application shows these terminal inputs tied to VSS.

During an EEPROM download operation, bit 4 (ROMBUSY) in the serial-bus control and status register is asserted. After the download is finished, bit 0 (ROM_ERR) in the serial-bus control and status register may be monitored to verify a successful download.

7.4.2 System Management Interrupt

The TUSB73X0 includes a System Management Interrupt (SMI) pin to allow for USB support in the BIOS of a system that implements the TUSB73X0. The SMI pin is controlled by the bits in the USB Legacy Support Control/Status Register. (See *USB Legacy Support Control/Status Register* for more information.) If there are no SMI events pending or if all sources for SMI are disabled, the TUSB73X0 drives the SMI pin low. When an SMI event occurs and the corresponding event is enabled, the TUSB73X0 drives the SMI pin high until the event is cleared or disabled.

7.5 Register Maps

7.5.1 Classic PCI Configuration Space

7.5.1.1 The PCI Configuration Map

The programming model of the TUSB73X0 USB 3.0 Host Controller is compliant to the standard PCI device programming model. The PCI configuration map uses the type 0 PCI header.

Sticky bits, which are reset by a global reset (GRST) or the internally-generated power-on reset, and bits that are reset by a PCI Express reset (PERST), a GRST, or the internally generated power-on reset are indicated as such.



Register Maps (continued)

Table 5. PCI Configuration Register Map

			ygiotoi iliap	
		ER NAME		OFFSET
De	vice ID	Ven	000h	
S	tatus	Com	nmand	004h
	Class Code		Revision ID	
BIST	Header Type	Latency Timer	Cache Line Size	00Ch
	Base Addre	ess Register 0		010h
	Base Addre	ess Register 1		014h
	Base Addre	ess Register 2		018h
	Base Addre	ess Register 3		01Ch
	Res	served		020h-028h
Subs	ystem ID	Subsyster	n Vendor ID	02Ch
	Res	served		030h
	Reserved		Capabilities Pointer	034h
	Res	served		038h
Max Latency	Min Grant	Interrupt Pin	Interrupt Line	03Ch
Power Manage	ement Capabilities	Next Item Pointer	PM CAP ID	040h
PM Data (RSVD)	PMCSR_BSE	Power Mana	agement CSR	044h
` '	sage Control	Next Item Pointer	MSI CAP ID	048h
	_	age Address		04Ch
		essage Address		050h
Re	served		ssage Data	054h
110		served	Joago Data	058h-05Ch
Re	served	FLADJ	SBRN	60h
116-		served	OBINA	064h-06Ch
DCI Everens Co	apabilities Register	Next Item Pointer	PCI Express Capability ID	06411-06C11 070h
FOI Express G	·		PCI Express Capability ID	
Di-		Capabilities	Control	074h
Devic	e Status		e Control	078h
1:-1		apabilities	0	07Ch
LINK	Status	-	Control	080h
		served		084h-090h
		apabilities2		094h
Device	e Status2		Control2	098h
		pabilities2		09Ch
Link	Status2		Control2	0A0h
		served		0A4h-0ACh
Serial Bus CSR	Serial Bus Slave Address	Serial Bus Index	Serial Bus Data	0B0h
GPI	O Data		Control	0B4h
		served		0B8h-0BCh
MSI-X Me	ssage Control	Next Item Pointer	MSI-X CAP ID	0C0h
		Offset and BIR		0C4h
		Offset and BIR		0C8h
		served		0CCh
	Subsyste	em Access		0D0h
	General	Control 0		0D4h
	General	Control 1		0D8h
	General	Control 2		0DCh
	USB	Control		0E0h
	Deemphasis a	nd Swing Control		0E4h
	Equaliz	er Control		0E8h
	Custom PHY Tran	smit/Receive Control		0ECh
		served		0F0h-0FCh

Product Folder Links: TUSB7320 TUSB7340

20



7.5.1.2 Vendor ID Register

This 16-bit read only register contains the value 104Ch, which is the vendor ID assigned to Texas Instruments.

PCI register offset: 00h Register type: Read-only Default value: 104Ch

Table 6. PCI Register 00h

Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	1	0	0	0	0	0	1	0	0	1	1	0	0

7.5.1.3 Device ID Register

This 16-bit read only register contains the value 8241h, which is the device ID assigned by TI to the TUSB73X0.

PCI register offset: 02h Register type: Read-only Default value: 8241h

Table 7. PCI Register 02h

Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	1	0	0	0	0	0	1	0	0	1	0	0	0	0	0	1



7.5.1.4 Command Register

The Command register provides control over the TUSB73X0 interface to the PCIe interface

PCI register offset: 04h

Register type: Read-only, Read/Write

Default value: 0000h

Table 8. PCI Register 04h

Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 9. Bit Command Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:11	RSVD	r	Reserved. Returns zeros when read.
10	INT_DISABLE	rw	INTx# Disable. This bit enables device specific interrupts.
9	FBB_ENB	r	Fast back-to-back enable. The host controller does not generate fast back-to-back transactions; therefore, this bit returns 0 when read.
8	SERR_ENB	rw	SERR enable bit. When this bit is set, the host controller can signal fatal and nonfatal errors on the PCI Express interface on behalf of SERR assertions detected on the PCI bus. 0 = Disable the reporting of nonfatal errors and fatal errors (default) 1 = Enable the reporting of nonfatal errors and fatal errors
7	STEP_ENB	r	Address/data stepping control. The host controller does not support address/data stepping, and this bit is hardwired to 0b.
6	PERR_ENB	rw	Controls the setting of bit 8 (DATAPAR) in the status register (offset 06h, see <i>Status Register</i>) in response to a received poisoned TLP from PCI Express. A received poisoned TLP is forwarded with bad parity to conventional PCI regardless of the setting of this bit. 0 = Disables the setting of the master data parity error bit (default) 1 = Enables the setting of the master data parity error bit
5	VGA_ENB	r	VGA palette snoop enable. The host controller does not support VGA palette snooping; therefore, this bit returns 0b when read.
4	MWI_ENB	r	Memory write and invalidate enable. The host controller does not support memory write and invalidate enable; therefore, this bit returns 0b when read.
3	SPECIAL	r	Special cycle enable. This host controller does not respond to special cycle transactions; therefore, this bit returns 0 when read.
2	MASTER_ENB	rw	Bus master enable. When this bit is set, the host controller is enabled to initiate transactions on the PCI Express interface. 0 = PCI Express interface cannot initiate transactions. The host controller must disable the response to memory and I/O transactions on the PCI interface (default). 1 = PCI Express interface can initiate transactions. The host controller can forward memory and I/O transactions from PCI secondary interface to the PCI Express interface.
1	MEMORY_ENB	rw	Memory space enable. Setting this bit enables the host controller to respond to memory transactions on the PCI Express interface. 0 = PCI Express receiver cannot process downstream memory transactions and must respond with an unsupported request (default) 1 = PCI Express receiver can process downstream memory transactions. The host controller can forward memory transactions to the PCI interface.
0	IO_ENB	r	I/O space enable. Setting this bit enables the host controller to respond to I/O transactions on the PCI Express interface. 0 = PCI Express receiver cannot process downstream I/O transactions and must respond with an unsupported request (default) 1 = PCI Express receiver can process downstream I/O transactions. The host controller can forward I/O transactions to the PCI interface.



7.5.1.5 Status Register

The status register provides information about the PCI Express interface to the system.

PCI register offset: 06h

Register type: Read-only, Read/Clear

Default value: 0010h

Table 10. PCI Register 06h

Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 11. Status Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15	PAR_ERR	rcu	Detected parity error. This bit is set when the PCI Express interface receives a poisoned TLP. This bit is set regardless of the state of bit 6 (PERR_ENB) in the command register (offset 04h, see <i>Command Register</i>). 0 = No parity error detected 1 = Parity error detected
14	SYS_ERR	rcu	Signaled system error. This bit is set when the host controller sends an ERR_FATAL or ERR_NONFATAL message and bit 8 (SERR_ENB) in the command register (offset 04h, see <i>Command Register</i>) is set. 0 = No error signaled 1 = ERR_FATAL or ERR_NONFATAL signaled
13	MABORT	rcu	Received master abort. This bit is set when the PCI Express interface of the host controller receives a completion-with-unsupported-request status. 0 = Unsupported request not received on the PCI Express interface 1 = Unsupported request received on the PCI Express interface
12	TABORT_REC	rcu	Received target abort. This bit is set when the PCI Express interface of the host controller receives a completion-with-completer-abort status. 0 = Completer abort not received on the PCI Express interface 1 = Completer abort received on the PCI Express interface
11	TABORT_SIG	rcu	Signaled target abort. This bit is set when the PCI Express interface completes a request with completer abort status. 0 = Completer abort not signaled on the PCI Express interface 1 = Completer abort signaled on the PCI Express interface
10:9	DEVSEL_TIMING	r	DEVSEL Timing. These bits are read only zero, because they do not apply to PCI Express.
8	DATAPAR	rcu	Master data parity error. This bit is set if bit 6 (PERR_ENB) in the command register (offset 04h, see <i>Command Register</i>) is set and the host controller receives a completion with data marked as poisoned on the PCI Express interface or poisons a write request received on the PCI Express interface. 0 = No uncorrectable data error detected on the primary interface 1 = Uncorrectable data error detected on the primary interface.
7	FBB_CAP	r	Fast back-to-back capable. This bit does not have a meaningful context for a PCI Express device and is hardwired to 0b.
6	RSVD	r	Reserved. Returns zeros when read.
5	66MHZ	r	66 MHz capable. This bit does not have a meaningful context for a PCI Express device and is hardwired to 0b.
4	CAPLIST	r	Capabilities list. This bit returns 1b when read, indicating that the host controller supports additional PCI capabilities.
3	INT_STATUS	ru	Interrupt Status. This bit reflects the interrupt status of the function.
2:0	RSVD	r	Reserved. Returns zeros when read.



7.5.1.6 Class Code and Revision ID Register

This read only register categorizes the Base Class, Sub Class, and Programming Interface of the TUSB73X0. The Base Class is 0Ch, identifying the device as a Serial Bus Controller. The Sub Class is 03h, identifying the function as a Universal Serial Bus Host Controller, and the Programming Interface is 30h, identifying the function as a USB 3.0 xHCl Host Controller. Furthermore, the TI chip revision is indicated in the lower byte (02h).

PCI register offset: 08h Register type: Read-only Default value: 0C03 3002h

Table 12. PCI Register 06h

							-		- 5							
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	1	1	0	0	0	0	0	0	0	0	1	1
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	1	1	0	0	0	0	0	0	0	0	0	0	1	0

Table 13. Class Code and Revision ID Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:24	BASECLASS	r	Base Class. This field returns 0Ch when read, which classifies the function as a Serial Bus Controller.
23:16	SUBCLASS	r	Sub Class. This field returns 03h when read, which specifically classifies the function as a Universal Serial Bus Host Controller.
15:8	PGMIF	r	Programming Interface. This field returns 30h when read, which identifies the function as a USB 3.0 xHCI Host Controller.
7:0	CHIPREV	r	Silicon Revision. This field returns the silicon revision of the function. This field is 02h.

7.5.1.7 Cache Line Size Register

This 8-bit register is read/write for legacy compatibility purposes and is not applicable to the functionality of the TUSB73X0.

PCI register offset: 0Ch Register type: Read/Write

Default value: 00h

Table 14. PCI Register 0Ch

Bit No.	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0



7.5.1.8 Latency Timer Register

This read-only register has no meaningful context for a PCI Express device and returns zeros when read.

PCI register offset: 0Dh Register type: Read-only

Default value: 00h

Table 15. PCI Register 0Dh

Bit No.	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0

7.5.1.9 Header Type Register

This read only register indicates that this function has a type 0 PCI header. Bit seven of this register is zero indicating that the TUSB73X0 is not a Multifunction device.

PCI register offset: 0Eh Register type: Read-only

Default value: 00h

Table 16. PCI Register 0Eh

Bit No.	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0

7.5.1.10 BIST Register

Because the TUSB73X0 does not support a built-in self test (BIST), this read only register returns the value of 00h when read.

PCI register offset: 0Fh Register type: Read-only

Default value: 00h

Table 17. PCI Register 0Fh

Bit No.	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0



7.5.1.11 Base Address Register 0

This register is used to program the memory address used to access the device control registers.

PCI register offset: 10h

Register type: Read/Write, Read-only

Default value: 0000 0004h

Table 18. PCI Register 10h

Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0

Table 19. Base Address Register 0 Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:16	ADDRESS	rw	Memory Address. The lower 32 bits of the 64-bit memory address field for the TUSB73X0. The TUSB73X0 uses 16 read/write bits indicating that 64 kB of memory space is required.
15:4	RSVD	r	Reserved. These bits are read-only and return zeros when read.
3	PRE_FETCH	r	Pre-fetchable. This bit is read only 0 indicating that this memory window is not prefetchable.
2:1	MEM_TYPE	r	Memory Type. This field is read only 10b indicating that this window can be located anywhere in the 64-bit address space.
0	MEM_IND	r	Memory Space Indicator. This field returns 0 indicating that memory space is used.

7.5.1.12 Base Address Register 1

This register is used to program the memory address used to access the device control registers.

PCI register offset: 14h Register type: Read/Write Default value: 0000 0000h

Table 20. PCI Register 14h

Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
										1				1		
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 21. Base Address Register 1 Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:0	ADDRESS		Memory Address. T his field indicates the upper 32 bits of the 64-bit memory address for the TUSB73X0.



7.5.1.13 Base Address Register 2

This register is used to program the memory address used to access the MSI-X Table and PBA.

PCI register offset: 18h

Register type: Read/Write, Read-only

Default value: 0000 0004h

Table 22. PCI Register 18h

Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0

Table 23. Base Address Register 2 Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:20	ADDRESS	rw	Memory Address. The lower 32 bits of the 64-bit memory address field for the TUSB73X0 uses 19 read/write bits indicating that 8 MB of memory space is required.
19:4	RSVD	r	Reserved. These bits are read-only and returns zeros when read.
3	PRE_FETCH	r	Pre-fetchable. This bit is read only 0 indicating that this memory window is not prefetchable.
2:1	MEM_TYPE	r	Memory Type. This field is read only 10b indicating that this window can be located anywhere in the 64-bit address space.
0	MEM_IND	r	Memory Space Indicator. This field returns 0 indicating that memory space is used.

7.5.1.14 Base Address Register 3

This register is used to program the memory address used to access the MSI-X Table and PBA.

PCI register offset: 1Ch Register type: Read/Write Default value: 0000 0000h

Table 24. PCI Register 1Ch

Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 25. Table 9-3 Base Address Register 3 Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:0	ADDRESS	r\w	Memory Address. This field indicates the upper 32 bits of the 64-bit memory address for the TUSB73X0.



7.5.1.15 Subsystem Vendor ID Register

This register, which is used for system and option card identification purposes, may be required for certain operating systems. This read-only register is a direct reflection of the Subsystem Access register, which is read/write and is initialized through the EEPROM (if present) or can be written through the Subsystem Alias Register at PCI Offset D0h.

PCI register offset: 2Ch Register type: Read-only Default value: 0000h

Table 26. PCI Register 2Ch

Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

7.5.1.16 Subsystem ID Register

This register, which is used for system and option card identification purposes, may be required for certain operating systems. This read-only register is a direct reflection of the Subsystem Access register, which is read/write and is initialized through the EEPROM (if present) or can be written through the Subsystem Alias Register at PCI Offset D0h.

PCI register offset: 2Eh Register type: Read-only Default value: 0000h

Table 27. PCI Register 2Eh

Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

7.5.1.17 Capabilities Pointer Register

This read-only register provides a pointer into the PCI configuration header where the PCI power management block resides. Because the PCI power management registers begin at 40h, this register is hardwired to 40h.

PCI register offset: 34h Register type: Read-only

Default value: 40h

Table 28. PCI Register 34h

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	1	0	0	0	0	0	0



7.5.1.18 Interrupt Line Register

This read/write register is programmed by the system and indicates to the software which interrupt line the TUSB73X0 has been assigned. The default value of this register is FFh, indicating that an interrupt line has not yet been assigned to the function

PCI register offset: 3Ch Register type: Read-only

Default value: FFh

Table 29. PCI Register 3Ch

Bit No.	7	6	5	4	3	2	1	0
Reset State	1	1	1	1	1	1	1	1

7.5.1.19 Interrupt Pin Register

The Interrupt Pin register is read-only 01h indicating that the TUSB73X0 uses INTA.

PCI register offset: 3Dh Register type: Read-only

Default value: 01h

Table 30. PCI Register 3Dh

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	1

7.5.1.20 Min Grant Register

This read-only register has no meaningful context for a PCI Express device and returns zeros when read.

PCI register offset: 3Eh Register type: Read-only

Default value: 00h

Table 31. PCI Register 3Eh

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0

7.5.1.21 Max Latency Register

This read-only register has no meaningful context for a PCI Express device and returns zeros when read.

PCI register offset: 3Fh Register type: Read-only

Default value: 00h

Table 32. PCI Register 3Fh

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0



7.5.1.22 Capability ID Register

This read-only register identifies the linked list item as the register for PCI Power management. The register returns 01h when read.

PCI register offset: 40h Register type: Read-only

Default value: 01h

Table 33. PCI Register 40h

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	1

7.5.1.23 Next Item Pointer Register

The contents of this read-only register indicate the next item in the linked list of capabilities for the TUSB73X0. This register reads 48h pointing to the MSI Capability registers.

PCI register offset: 41h Register type: Read-only

Default value: 48h

Table 34. PCI Register 41h

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	1	0	0	1	0	0	0



7.5.1.24 Power Management Capabilities Register

The read-only register indicates the capabilities of the TUSB73X0 related to PCI power management.

PCI register offset: 42h Register type: Read-only Default value: xxx3h

Table 35. PCI Register 42h

Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	x	1	1	1	1	1	1	x	x	x	0	0	0	0	1	1

Table 36. Power Management Capabilities Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION			
15:11	PME_SUPPORT	r	PME# support. This five-bit field indicates the power states from which the TUSB73X0 may assert PME#. If the AUX_DET pin is 1, this field is 11111. If the AUX_DET pin is 0, this field is 01111.			
10	D2_SUPPORT	r	This bit returns a 1 when read, indicating that the function supports the D2 device power state.			
9	D1_SUPPORT	r	This bit returns a 1 when read, indicating that the function supports the D1 device power state.			
8:6	AUX_CURRENT	r	3.3 Vaux auxiliary current requirements. If the AUX_DET pin is 1, this field is 010. IF the AUX_DET pin is 0, this field is 000.			
5	DSI	r	Device Specific Initialization. This bit returns 0 when read, indicating that the TUSB73X0 does not require special initialization beyond the standard PCI configuration header before a generic class driver is able to use it.			
4	RSVD	r	Reserved. Returns zero when read.			
3	PME_CLK	r	PME# Clock.			
2:0	PM_VERSION	r	Power Mgmt Version. This field returns 3'b011 indicating Rev 1.2 compatibility.			

7.5.1.25 Power Management Control/Status Register

This register determines and changes the current power state of the TUSB73X0.

PCI register offset: 44h

Register type: Read/Write, Read-only

Default value: 0008h

Table 37. PCI Register 44h

Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0

Table 38. Power Management Control/Status Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15	PME_STAT	rc	PME# Status. This bit is sticky and is only reset by a Global Reset.
14:13	DATA_SCALE	r	Data Scale. This 2-bit field returns 0's when read because the TUSB73X0 does not use the Data Register.
12:9	DATA_SEL	r	Data Select. This 4-bit field returns 0's when read because the TUSB73X0 does not use the Data Register.
8	PME_EN	rw	PME# Enable. This bit is sticky and is only reset by a Global Reset.
7:4	RSVD	r	Reserved. Returns zero when read.



Table 38. Power Management Control/Status Register Description (continued)

BIT	FIELD NAME	ACCESS	DESCRIPTION
3	NO_SOFT_RESET	r	No Soft Reset. This bit returns 1 indicating that no internal reset is generated and the device retains its configuration context when transitioning from the D3hot state to the D0 state.
2	RSVD	r	Reserved. Returns zero when read.
1:0	PWR_STATE	rw	Power State. This 2-bit field is used both to determine the current power state of the function and to set the function into a new power state. This field is encoded as follows:00 = D001 = D110 = D211 = D3hot.

7.5.1.26 Power Management Bridge Support Extension Register

This read-only register is not applicable to the TUSB73X0 and returns 00h when read.

PCI register offset: 46h Register type: Read-only

Default value: 00h

Table 39. PCI Register 46h

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0



7.5.1.27 Power Management Data Register

This read-only register is not applicable to the TUSB73X0 and returns 00h when read.

PCI register offset: 47h Register type: Read-only

Default value: 00h

Table 40. PCI Register 47h

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0

7.5.1.28 MSI Capability ID Register

This read-only register identifies the linked list item as the register for Message Signaled Interrupts Capabilities. The register returns 05h when read.

PCI register offset: 48h Register type: Read-only

Default value: 05h

Table 41. PCI Register 48h

				_				
Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	1	0	1



7.5.1.29 Next Item Pointer Register

The contents of this read-only register indicate the next item in the linked list of capabilities for the TUSB73X0. This register reads 70h pointing to the PCI Express Capability registers.

PCI register offset: 49h Register type: Read-only

Default value: 70h

Table 42. PCI Register 49h

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	1	1	1	0	0	0	0

7.5.1.30 MSI Message Control Register

The register is used to control the sending of MSI messages.

PCI register offset: 4Ah

Register type: Read/Write, Read-only

Default value: 0086h

Table 43. PCI Register 4Ah

Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	1	0	0	0	0	1	1	0

Table 44. MSI Message Control Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:8	RSVD	r	Reserved. Returns zeros when read.
8	PVM_CAP	r	Per-vector Masking Capable. This bit is read only 0 indicating that the TUSB73X0 does not support per-vector masking.
7	64CAP	r	64 Bit Message Capability. This bit is read only 1 indicating that the TUSB73X0 supports 64 bit MSI message addressing.
6:4	MM_EN	rw	Multiple Message Enable. This bit indicates the number of distinct messages that the TUSB73X0 is allowed to generate. 000 – 1 Message (All interrupters mapped to the same message) 001 – 2 Messages (Interrupters 0, 2, 4, and 6 mapped to message 0 and Interrupters 1, 3, 5, and 7 mapped to message 1) 010 – 4 Messages (Interrupters 0 and 4 mapped to message 0, Interrupters 1 and 5 mapped to message 1, Interrupters 2 and 6 mapped to message 2, Interrupters 3 and 7 mapped to message 3) 011 – 8 Messages (Interrupter # mapped to corresponding message #) 100 – 16 Messages (Interrupter # mapped to corresponding message #) 101 – 32 Messages (Interrupter # mapped to corresponding message #) 100 – Reserved111 – Reserved
3:1	MM_CAP	r	Multiple Message Capabilities. This field indicates the number of distinct messages that TUSB73X0 is capable of generating. This field is read only 011 indicating that the TUSB73X0 can signal 8 distinct messages.
0	MSI_EN	rw	MSI Enable. This bit is used to enable MSI interrupt signaling. MSI signaling must be enabled by software for the TUSB73X0 to signal an MSI 0 – MSI signaling is prohibited 1 – MSI signaling is enabled



7.5.1.31 MSI Lower Message Address Register

This register contains the lower 32 bits of the address that a MSI message is written to when an interrupt is to be signaled.

PCI register offset: 4Ch Register type: Read/Write Default value: 0000 0000h

Table 45. PCI Register 4Ch

									og.0.0.							
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 46. MSI Lower Message Address Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:2	ADDRESS	rw	System Specified Message Address
1:0	RSVD	r	Reserved. Return zeros when read.



7.5.1.32 MSI Upper Message Address Register

This register contains the upper 32 bits of the address that a MSI message is written to when an interrupt is to be signaled. If this register is 0000 0000h, 32-bit addressing is used; otherwise, 64-bit addressing is used.

PCI register offset: 50h Register type: Read/Write Default value: 0000 0000h

Table 47. PCI Register 4Ch

									_							
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Ī	Ī	Ī	Ī		Ī	Ī	Ī	Ī	Ī	Ī	Ī			
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

7.5.1.33 MSI Message Data Register

This 16-bit register contains the data that software programmed the device to send when it sends a MSI message.

PCI register offset: 54h
Register type: Read/Write
Default value: 0000h

Table 48. PCI Register 54h

Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 49. MSI Message Data Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:4	MSG	rw	System Specific Message. This field contains the portion of the message that the TUSB73X0 can never modify.
3:0	MSG_NUM	rw	Message Number. This portion of the message field may be modified to contain the message number if multiple messages are enabled. The number of bits that are modifiable depends on the number of messages enabled in the Message Control Register. 1 Message – No message data bits can be modified 2 messages – Bit 0 can be modified 4 messages – Bits 0:1 can be modified 8 messages – Bits 0:2 can be modified 16 messages – Bits 0:3 can be modified 32 messages – Bits 0:4 can be modified



7.5.1.34 Serial Bus Release Number Register (SBRN)

This read only register is set to 30h to indicate that the TUSB73X0 is compliant to release 3.0 of the Universal Serial Bus Specification.

PCI register offset: 60h Register type: Read-only

Default value: 00h

Table 50. PCI Register 60h

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	1	1	0	0	0	0

7.5.1.35 Frame Length Adjustment Register (FLADJ)

This register is used to adjust any offset from the clock source that generates the clock that drives the SOF counter. When a new value is written to this register, the length of the frame is adjusted for all USB buses implemented by the TUSB73X0. This register is only reset by a Global Reset.

PCI register offset: 61h Register type: Read/Write

Default value: 20h

Table 51. PCI Register 61h

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	1	0	0	0	0	0

Table 52. Frame Length Adjustment Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
7:6	RSVD	r	Reserved. Return zeros when read.
5:0	FRAME_LENGTH ⁽¹⁾	rw	Frame Length Timing Value. Each decimal value change to this register corresponds to 16 high-speed bit times. The SOF cycle time is equal to 59488 plus the value in this field. The default value is decimal 32 (20h), which gives a SOF cycle time of 60000.

⁽¹⁾ This bit is a sticky bit and is reset by a global reset (GRST) or the internally-generated poweron reset.

7.5.1.36 PCI Express Capability ID Register

This read-only register identifies the linked list item as the register for PCI Express Capabilities. The register returns 10h when read.

PCI register offset: 70h Register type: Read-only

Default value: 10h

Table 53. PCI Register 70h

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	0	1	0	0	0	0



7.5.1.37 Next Item Pointer Register

The contents of this read-only register indicate the next item in the linked list of capabilities for the TUSB73X0. This register reads C0h pointing to the MSI-X Capability registers.

PCI register offset: 71h Register type: Read-only

Default value: C0h

Table 54. PCI Register 71h

Bit No.	7	6	5	4	3	2	1	0
Reset State	1	1	0	0	0	0	0	0

7.5.1.38 PCI Express Capabilities Register

This register indicates the capabilities of the TUSB73X0 related to PCI Express.

PCI register offset: 72h Register type: Read-only Default value: 0002h

Table 55. PCI Register 72h

Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 56. PCI Express Capabilities Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:14	RSVD	r	Reserved. Returns zeros when read.
13:9	INT_NUM	r	Interrupt Message Number. This field is used for MSI and MSI-X support.
8	SLOT	r	Slot Implemented. This bit is not valid for the TUSB73X0 and is read only zero.
7:4	DEV_TYPE	r	Device/Port Type. This read only field returns 0000b indicating that the device is a PCI Express Endpoint.
3:0	VERSION	r	Capability Version. This field returns 0010b indicating revision two of the PCI Express capability.



7.5.1.39 Device Capabilities Register

The Device Capabilities Register indicates the device specific capabilities of the TUSB73X0.

PCI register offset: 74h

Register type: Read-only, Hardware Update

Default value: 0000 8FC3h

Table 57. PCI Register 74h

									•							
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	1	0	0	0	1	1	1	1	1	1	0	0	0	0	1	1

Table 58. Device Capabilities Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:29	RSVD	r	Reserved. Return zeros when read.
28	FLR	r	Function Level Reset. This bit is set to 0 because the TUSB73X0 has only one function.
27:26	CSPLS	ru	Captured Slot Power Limit Scale. The value in this register is programmed by the host by issuing a Set_Slot_Power_Limit Message. When a Set_Slot_Power_Limit Message is received bits 9:8 are written to this field. The value in this register specifies the scale used for the Slot Power Limit. 00 – 1.0x 01 – 0.1x 10 – 0.01x 11 – 0.001x
25:18	CSPLV	ru	Captured Slot power Limit Value. The value in this register is programmed by the host by issuing a Set_Slot_Power_Limit Message. When a Set_Slot_Power_Limit Message is received bits 7:0 are written to this field. The value in this register in combination with the Slot power Limit Scale value, specifies the upper limit of power supplied to the slot. The power limit is calculated by multiplying the value in this field by the value in the Slot Power Limit Scale field.
17:16	RSVD	r	Reserved. Return zeros when read.
15	RBER	r	Role Based Error Reporting. This bit is hardwired to 1 indicating that the TUSB73X0 supports Role Based Error Reporting
14:12	RSVD	r	Reserved. Return zeros when read.
11:9	EP_L1_LAT	r	Endpoint L1 Acceptable Latency. This field indicates the acceptable latency for a transition from L1 to L0 State. This field can be programmed by writing to the L1_LATENCY field in the General Control Register 2. The default value for this register is the latency for the PHY to exit the L1 state. This field cannot be programmed to be less than the latency for the PHY to exit the L1 state.
8:6	EP_L0S_LAT	r	Endpoint L0s Acceptable Latency. This field indicates the acceptable latency for a transition from L0s to L0 State. This field can be programmed by writing to the L0s_LATENCY field in the General Control Register 2. The default value for this register is the latency for the PHY to exit the L0s state. This field cannot be programmed to be less than the latency for the PHY to exit the L0s state.
5	ETFS	r	Extended Tag Field Supported. This field indicates the size of the tag field and is encoded as 0.
4:3	PFS	r	Phantom Functions Supported. This field is read only 00b indicating that function numbers are not used for phantom functions.



Table 58. Device Capabilities Register Description (continued)

BIT	FIELD NAME	ACCESS	DESCRIPTION
2:0	MPSS	r	Max Payload Size Supported. This field indicates the maximum payload size that the device can support for TLPs. This field is encoded as 011b indicating the Max Payload size for a TLP is 1 Kbyte.

7.5.1.40 Device Control Register

The Device Control Register controls PCI Express device specific parameters.

PCI register offset: 78h Register type: Read/Write Default value: 2810h

Table 59. PCI Register 78h

Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	1	0	1	0	0	0	0	0	0	1	0	0	0	0

Table 60. Device Control Register Description

			- Control Register Description
BIT	FIELD NAME	ACCESS	DESCRIPTION
15	INITIATE_FLR	rw	Initiate Function Level Reset. A write of 1b initiates Function Level Reset to the Function. The value read by software from this bit is always 0b.
14:12	MRRS	rw	Max Read Request Size. This field is programmed by host software to set the maximum size of a read request that the TUSB73X0 can generate. This field is encoded as: 000 – 128B 001 – 256B 010 – 512B (default) 011 – 1024B 100 – 2048B101 – 4096B 110 – Reserved 111 – Reserved
11	ENS	rw	Enable No Snoop. Controls the setting of the "No Snoop" flag within the TLP header for upstream memory transactions mapped to any traffic class mapped to a virtual channel other than VC0 through the Upstream Decode Windows. 0 – No snoop field is 0 1 – No snoop field is 1 (default)
10	APPE	rw	Auxiliary Power PM Enable. This bit is only reset by a Global Reset.
9	PFE	r	Phantom Function Enable. Because the TUSB73X0 does not support phantom functions this bit is read only zero.
8	ETFE	rw	Extended Tag Field Enable.
7:5	MPS	rw	Max Payload Size.
4	ERO	rw	Enable Relaxed Ordering.
3	URRE	rw	Unsupported Request Reporting Enable.
2	FERE	rw	Fatal Error Reporting Enable.
1	NFERE	rw	Non-Fatal Error Reporting Enable.
0	CERE	rw	Correctable Error Reporting Enable.



7.5.1.41 Device Status Register

The Device Status Register controls PCI Express device specific parameters.

PCI register offset: 7Ah

Register type: Read Only, Clear by a Write of One, Hardware Update

Default value: 00x0h

Table 61. PCI Register 7Ah

Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	x	0	0	0	0

Table 62. Device Status Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:6	RSVD	r	Reserved. Return zeros when read.
5	PEND	ru	Transaction Pending.
4	APD	ru	AUX Power Detected. This bit indicates that AUX power is present. 0 – No AUX power detected. (AUX_DET pin is 0) 1 – AUX power detected. (AUX_DET pin is 1) This bit is set based upon the state of the AUX_DET pin.
3	URD	rcu	Unsupported Request Detected.
2	FED	rcu	Fatal Error Detected.
1	NFED	rcu	Non-Fatal Error Detected.
0	CED	rcu	Correctable Error Detected.

7.5.1.42 Link Capabilities Register

The Link Capabilities Register indicates the link specific capabilities of the TUSB73X0.

PCI register offset: 7Ch Register type: Read-only Default value: 0007 xC12h

Table 63. PCI Register 7Ch

Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1
								1	1							
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	х	х	1	1	1	0	0	0	0	0	1	0	0	1	0

Table 64. Link Capabilities Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:24	PORT_NUM	r	Port Number. This field indicates port number for the PCI Express link. This field is read only 00h indicating that the Link is associated with port zero.
23:19	RSVD	r	Reserved. Returns zeros when read.
18	CLK_PM	r	Clock Power Management. This bit is hardwired to 1 to indicate that the TUSB73X0 supports Clock Power Management through the CLKREQ# protocol.



Table 64. Link Capabilities Register Description (continued)

BIT	FIELD NAME	ACCESS	DESCRIPTION
17:15	L1_LATENCY	r	L1 Exit Latency. This field indicates the time that it takes to transition from the L1 state to the L0 state. The value reported by this field is determined by either the L1_EXIT_LAT_ASYNC field or the L1_EXIT_LAT_COMMON field in the General Control Register 0.
14:12	LOS_LATENCY	r	L0s Exit Latency. This field indicates the time that it takes to transition from the L0s state to the L0 state. The value reported by this field is determined by either the L0s_EXIT_LAT_ASYNC field or the L0s_EXIT_LAT_COMMON field in the General Control Register 0.
11:10	ASLPMS	r	Active State Link PM Support. This field indicates the level of active state power management that the TUSB73X0 supports. The value 11b indicates support for both L0s and L1 through active state power management.
9:4	MLW	r	Maximum Link Width. This field is encoded 000001b to indicate that the TUSB73X0 only supports a 1x PCI Express link.
3:0	MLS	r	Maximum Link Speed. This field is encoded 0010b to indicate that the TUSB73X0 supports link speeds of 5 Gb/s and 2.5 Gb/s.

7.5.1.43 Link Control Register

The Link Control Register indicates is used to control link specific behavior.

PCI register offset: 80h

Register type: Read-only, Read/Write

Default value: 0000h

Table 65. PCI Register 80h

Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 66. Link Control Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:9	RSVD	r	Reserved. Returns zeros when read.
8	EN_CPM	rw	Enable Clock Power Management.
7	ES	rw	Extended Synch.
6	ccc	rw	Common Clock Configuration. This bit is set when a common clock is provided to both ends of the PCI Express link. This bit is also used to select the L0s exit latency and L1 exit latency. 0 – Reference clock is asynchronous (L0s exit latency and L1 exit latency based on the L0s_EXIT_LAT_ASYNC and L1_EXIT_LAT_ASYNC fields in the General Control Register 0) 1 – Reference clock is synchronous (L0s exit latency and L1 exit latency based on the L0s_EXIT_LAT_COMMON and L1_EXIT_LAT_COMMON fields in the General Control Register 0)
5	RL	r	Retrain Link. This bit has no function and is read only zero.
4	LD	r	Link Disable. This bit has no function and is read only zero.
3	RCB	rw	Read Completion Boundary.
2	RSVD	r	Reserved. Returns zero when read.
1:0	ASLPMC	rw	Active State Link PM Control. This field is used to enable and disable active state PM. 00 – Active State PM Disabled 01 – L0s Entry Enabled 10 – L1 Entry Enabled 11 – L0s and L1 Entry Enable



7.5.1.44 Link Status Register

The Link Status Register indicates current state of the PCI Express Link.

PCI register offset: 82h Register type: Read-only Default value: 101xh

Table 67. PCI Register 82h

Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	1	0	0	0	0	0	0	0	1	0	0	х	х

Table 68. Link Status Register Description

			-
BIT	FIELD NAME	ACCESS	DESCRIPTION
15	LINK_ABS	r	Link Autonomous Bandwidth Status. This bit has no function and is read only zero.
14	LINK_BMS	r	Link Bandwidth Management Status. This bit has no function and is read only zero.
13	DLL_ACTIVE	r	Data Link Layer Active. This bit has no function and is read only zero.
12	SCC	r	Slot Clock Configuration. This bit is 1, because the TUSB73X0 uses the 100-MHz differential reference clock provided by the platform.
11	LT	r	Link Training. This bit has no function and is read only zero.
10	TE	r	Retrain Link. This bit has no function and is read only zero.
9:4	NLW	r	Negotiated Link Width. This field is read only 000001b indicating the lane width is 1x.
3:0	LS	r	Link Speed. This field indicates the negotiated link speed.

7.5.1.45 Device Capabilities 2 Register

The Device Capabilities 2 Register indicates the device specific capabilities of the TUSB73X0.

PCI register offset: 94h Register type: Read-only Default value: 0000 0010h

Table 69. PCI Register 94h

	Table 03. FOI Register 3411															
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
																,
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0



Table 70. Device Capabilities 2 Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:5	RSVD	r	Reserved. Returns zeros when read.
4	CPLT_TO_DIS_SUP	r	Completion Timeout Disable Supported. This bit is read only 1b indicating that the completion timeout disable mechanism is supported.
3:0	CPLT_TO_RANGES	r	Completion Timeout Ranges Supported. This field is read only 0000b indicating that completion timeout programming is not supported.

7.5.1.46 Device Control 2 Register

The Device Control 2 Register controls PCI Express device specific parameters.

PCI register offset: 98h

Register type: Read-only, Read/Write

Default value: 0800h

Table 71. PCI Register 98h

Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0

Table 72. Device Control 2 Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:5	RSVD	r	Reserved. Returns zeros when read.
4	CPTL_TO_DIS	rw	Completion Timeout Disable.
3:0	CPLT_TO_VALUE	r	Completion Timeout Value. This field is read only 0000b indicating that completion timeout programming is not supported.

7.5.1.47 Link Control 2 Register

The Link Control 2 Register indicates is used to control link specific behavior.

PCI register offset: A0h

Register type: Read-only, Read/Write

Default value: 0000h

Table 73. PCI Register A0h

Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 74. Link Control 2 Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:13	RSVD	r	Reserved. Returns zeros when read.
12	COMPLIANCE_DEEMPH ⁽¹⁾	rw	Compliance De-Emphasis. This bit is sticky and is only reset by a Global Reset.
11	COMPLIANCE_SOS ⁽¹⁾	rw	Compliance SOS. This bit is sticky and is only reset by a Global Reset.
10	ENT_MOD_COMPLIANCE(rw	Enter Modified Compliance. This bit is sticky and is only reset by a Global Reset.
9:7	TRANSMIT_MARGIN ⁽¹⁾	rw	Transmit Margin. This bit is sticky and is only reset by a Global Reset.
6	SEL_DEEMPH	r	Selectable De-Emphasis. This bit has no function and is read only zero.

(1) This bit is a sticky bit and is reset by a global reset (GRST) or the internally-generated poweron reset.



Table 74. Link Control 2 Register Description (continued)

BIT	FIELD NAME	ACCESS	DESCRIPTION
5	HW_AUTO_SPEED_DIS	r	Hardware Autonomous Speed Disable. This bit is read only zero because this function is not supported.
4	ENTER_COMPL(1)	rw	Enter Compliance. This bit is sticky and is only reset by a Global Reset.
3:0	TGT_LINK_SPEED (1)	rw	Target Link Speed. This bit is sticky and is only reset by a Global Reset.

7.5.1.48 Link Status 2 Register

The Link Status 2 Register indicates current state of the PCI Express Link.

PCI register offset: A2h Register type: Read-only Default value: 000xh

Table 75. PCI Register A2h

Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	х

Table 76. Link Status 2 Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:1	RSVD	r	Reserved. Returns zeros when read.
0	DEEMPH_LEVEL	r	Current De-Emphasis Level.

7.5.1.49 Serial Bus Data Register

The Serial Bus Data register is used to read and write data on the serial bus interface. When writing data to the serial bus, this register must be written before writing to the Serial Bus Address register to initiate the cycle. When reading data from the serial bus, this register will contain the data read after the REQBUSY (bit 5 Serial Bus Control Register) bit is cleared. This register is reset by a PCI Express reset (PERST#), a GRST#, or the internally-generated power-on reset.

PCI register offset: B0h Register type: Read/Write

Default value: 00h

Table 77. PCI Register B0h

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0



7.5.1.50 Serial Bus Index Register

The value written to the Serial Bus Index register represents the byte address of the byte being read or written from the serial bus device. The Serial Bus Index register must be written before the before initiating a serial bus cycle by writing to the Serial Bus Slave Address register. This register is reset by a PCI Express reset (PERST#), a GRST#, or the internally-generated power-on reset.

PCI register offset: B1h Register type: Read/Write

Default value: 00h

Table 78. PCI Register B1h

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0

7.5.1.51 Serial Bus Slave Address Regsiter

The Serial Bus Slave Address register is used to indicate the address of the device being targeted by the serial bus cycle. This register also indicates if the cycle will be a read or a write cycle. Writing to this register initiates the cycle on the serial interface. This register is reset by a PCI Express reset (PERST#), a GRST#, or the internally-generated power-on reset.

PCI register offset: B2h Register type: Read/Write

Default value: 00h

Table 79. PCI Register B2h

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0

Table 80. Serial Bus Slave Address Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
7:1	SLAVE_ADDR ⁽¹⁾	rw	Serial Bus Slave Address. This bit field represents the slave address of a read or write transaction on the serial interface.
0	RW_CMD ⁽¹⁾	rw	Read/Write Command. This bit is used to determine if the serial bus cycle will be a read or a write cycle. 0 – A single byte write is requested. 1 – A single byte read is requested.

(1) This bit is reset by a PCI Express reset (PERST), a GRST, or the internally generated power-on reset.



7.5.1.52 Serial Bus Control and Status Register

The Serial Bus Control and Status register is used to control the behavior of the Serial bus interface. This register also provides status information about the state of the serial bus. This register is reset by a PCI Express reset (PERST#), a GRST#, or the internally-generated power-on reset.

PCI register offset: B3h

Register type: Read/Write, Read-Only, Read/Clear

Default value: 00h

Table 81. PCI Register B3h

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0

Table 82. Serial Bus Control and Status Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
7	PROT_SEL ⁽¹⁾	rw	Protocol Select. This bit is used to select the serial bus address mode used. 0 – Slave Address and Byte Address are sent on the serial bus. 1 – Only the Slave address is sent on the serial bus.
6	RSVD	r	Reserved. Returns zero when read.
5	REQBUSY ⁽¹⁾	r	Requested Serial Bus Access Busy. This bit is set when a serial bus cycle is in progress. 0 – No serial bus cycle 1 – Serial bus cycle in progress
4	ROMBUSY ⁽¹⁾	r	Serial EEPROM Access Busy. This bit is set when the serial EEPROM circuitry in the TUSB73X0 is downloading register defaults from a serial EEPROM. 0 – No EEPROM activity 1 – EEPROM download in progress
3	SBDETECT ⁽¹⁾	rwu	Serial EEPROM Detected. This bit is automatically set when a serial EEPROM is detected by the TUSB73X0. The value of this bit is used to enable the serial bus interface and to control whether or not the EEPROM load takes place. Note that a serial EEPROM is only detected once following a PERST# or a GRST#. 0 – No EEPROM present, EEPROM load process does not happen 1 – EEPROM present, EEPROM load process takes place Note that even if a serial EERPOM is not detected following PERST# or a GRST#, software can still set this bit to enable the serial bus interface. In this situation, the EEPROM load process will not happen.
2	SBTEST ⁽¹⁾	rw	Serial Bus Test. This bit is used for internal test purposes. This bit controls the clock source for the serial interface clock. 0 – Serial bus clock at normal operating frequency ~ 100 kHz 1 – Serial bus clock frequency increased for test purposes
1	SB_ERR ⁽¹⁾	rc	Serial Bus Error. This bit is set when an error occurs during a software initiated serial bus cycle. 0 – No error 1 – Serial bus error
0	ROM_ERR ⁽¹⁾	rc	Serial EEPROM Load Error. This bit is set when an error occurs while downloading registers from a serial EEPROM. 0 – No Error 1 – EEPROM load error

 $[\]hbox{(1)} \quad \hbox{This bit is reset by a PCI Express reset (PERST), a GRST, or the internally generated power-on reset. } \\$



7.5.1.53 GPIO Control Register

This register is used to control the direction of the eight GPIO pins. This register is reset by a PCI Express reset (PERST#), a GRST#, or the internally-generated power-on reset.

PCI register offset: B4h

Register type: Read/Write, Read-Only

Default value: 0000h

Table 83. PCI Register B4h

Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 84. GPIO Control Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:4	RSVD	r	Reserved. Returns zero when read.
3	GPIO3_DIR ⁽¹⁾	rw	GPIO 3 Data Direction. This bit selects whether GPIO3 is in input or output mode. 0 – Input 1 – Output
2	GPIO2_DIR ⁽¹⁾	rw	GPIO 2 Data Direction. This bit selects whether GPIO2 is in input or output mode. 0 – Input 1 – Output
1	GPIO1_DIR ⁽¹⁾	rw	GPIO 1 Data Direction. This bit selects whether GPIO1 is in input or output mode. 0 – Input 1 – Output
0	GPIO0_DIR ⁽¹⁾	rw	GPIO 0 Data Direction. This bit selects whether GPIO0 is in input or output mode. 0 – Input 1 – Output

⁽¹⁾ This bit is reset by a PCI Express reset (PERST), a GRST, or the internally generated power-on reset.



7.5.1.54 GPIO Data Register

This register is used to read the state of the GPIO pins and to change the state of GPIO pins that are in output mode. Writing to a bit that is in input mode will be ignored. The default value at power up depends on the state of the GPIO terminals as they default to general purpose inputs. This register is reset by a PCI Express reset (PERST#), a GRST#, or the internally-generated power-on reset.

PCI register offset: B6h

Register type: Read/Write, Read-Only

Default value: 0000h

Table 85. PCI Register B6h

Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	х	х	х	х

Table 86. GPIO Data Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15:4	RSVD	r	Reserved. Returns zero when read.
3	GPIO3_DATA ⁽¹⁾	rw	GPIO 3 Data. This bit is used to read the state of GPIO3 or change the state of GPIO3 in output mode.
2	GPIO2_DATA ⁽¹⁾	rw	GPIO 2 Data. This bit is used to read the state of GPIO2 or change the state of GPIO2 in output mode.
1	GPIO1_DATA ⁽¹⁾	rw	GPIO 1 Data. This bit is used to read the state of GPIO1 or change the state of GPIO1 in output mode.
0	GPIO0_DATA ⁽¹⁾	rw	GPIO 0 Data. This bit is used to read the state of GPIO0 or change the state of GPIO0 in output mode.

⁽¹⁾ This bit is reset by a PCI Express reset (PERST), a GRST, or the internally generated power-on reset.

7.5.1.55 MSI-X Capability ID Register

This read-only register identifies the linked list item as the register for MSI-X Capabilities. The register returns 11h when read.

PCI register offset: C0h Register type: Read-Only

Default value: 11h

Table 87. PCI Register C0h

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	0	1	0	0	0	1



7.5.1.56 Next Item Pointer Register

The contents of this read-only register indicate the next item in the linked list of capabilities for the TUSB73X0. This register reads 00h indicating that no additional capabilities are supported.

PCI register offset: C1h Register type: Read-Only

Default value: 11h

Table 88. PCI Register C1h

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0

7.5.1.57 MSI-X Message Control Register

This register is used to control the sending of MSI-X messages.

PCI register offset: C2h

Register type: Read-Only, Read/Write

Default value: 0007h

Table 89. PCI Register C2h

Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1

Table 90. MSI-X Message Control Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
15	MSIX_EN	rw	MSI-X Enable.
14	FUNC_MASK	rw	Function Mask.
13:11	RSVD	r	Reserved. Returns zero when read.
10:0	TABLE_SIZE	r	MSI-X Table Size. This field is set to 07h to indicate a table size of 8 entries.



7.5.1.58 MSI-X Table Offset and BIR Register

This register indicates into which BAR and offset the MSI-X table is mapped.

PCI register offset: C4h Register type: Read-Only Default value: 0000 0002h

Table 91. PCI Register C4h

									- 5							
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
D:4																
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 92. MSI-X Table Offset and BIR Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:3	TABLE_OFFSET	r	Table Offset. This field is set to 000h to indicate that the MSI-X Table is at an offset of 0000h from the beginning of the BAR at offset 18h.
2:0	TABLE_BIR	r	Table BIR. This field is set to 010b to indicate that the MSI-X table is mapped into the BAR at offset 18h.

7.5.1.59 MSI-X PBA Offset and BIR Register

This register indicates into which BAR and offset the MSI-X PBA is mapped.

PCI register offset: C8h Register type: Read-Only Default value: 0000 1000h

Table 93. PCI Register C8h

Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0

Table 94. MSI-X PBA Offset and BIR Register Descriptions

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:3	PBA_OFFSET	r	PBA Offset. This field is set to 200h to indicate that the MSI-X PBA is at an offset of 1000h from the beginning of the BAR at offset 18h.
2:0	PBA_BIR	r	PBA BIR. This field is set to 010b to indicate that the MSI-X PBA is mapped into the BAR at offset 18h.



7.5.1.60 Subsystem Access Register

This register is a read/write register and the contents of this register are aliased to the Subsystem Vendor ID and Subsystem ID Registers at PCI Offsets 2Ch and 2Eh. This register is reset by a PCI Express reset (PERST#), a GRST#, or the internally-generated power-on reset.

PCI register offset: D0h Register type: Read/Write Default value: 0000 0000h

Table 95. PCI Register D0h

							J.O 00.	. 0	og.0.0.	20						
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 96. Subsystem Access Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:16	SubsystemID ⁽¹⁾	rw	Subsystem ID. The value written to this field is aliased to the Subsystem ID Register at PCI Offset 2Eh.
15:0	SubsystemVendorID ⁽¹⁾	rw	Subsystem Vendor ID. The value written to this field is aliased to the Subsystem Vendor ID Register at PCI Offset 2Ch.

⁽¹⁾ This bit is reset by a PCI Express reset (PERST), a GRST, or the internally generated power-on reset.

7.5.1.61 General Control 0 Register

This register is a read/write register is used to control various functions of the TUSB73X0. This register is reset by a PCI Express reset (PERST#), a GRST#, or the internally-generated power-on reset.

PCI register offset: D4h Register type: Read/Write Default value: 0000 0D9Bh

Table 97. PCI Register D4h

									•							
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	1	1	0	1	1	0	0	1	1	0	1	1



Table 98. General Control 0 Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:12	RSVD	r	Reserved. Returns zeros when read.
11:9	L1_EXIT_LAT_ASYNC ⁽¹⁾	rw	L1 Exit Latency for Asynchronous Clock. This value in this field is the value reported in the L1_LATENCY field in the Link Capabilities Register when the CCC bit in the Link Control Register is 0. This field defaults to 110b.
8:6	L1_EXIT_LAT_COMMON ⁽¹⁾	rw	L1 Exit Latency for Common Clock. This value in this field is the value reported in the L1_LATENCY field in the Link Capabilities Register when the CCC bit in the Link Control Register is 1. This field defaults to 110b.
5:3	L0s_EXIT_LAT_ASYNC ⁽¹⁾	rw	L0s Exit Latency for Asynchronous Clock. This value in this field is the value reported in the L0s_LATENCY field in the Link Capabilities Register when the CCC bit in the Link Control Register is 0. This field defaults to 011b.
2:0	L0s_EXIT_LAT_COMMON ⁽¹⁾	rw	L0s Exit Latency for Common Clock. This value in this field is the value reported in the L0s_LATENCY field in the Link Capabilities Register when the CCC bit in the Link Control Register is 1. This field defaults to 011b.

⁽¹⁾ This bit is reset by a PCI Express reset (PERST), a GRST, or the internally generated power-on reset.

7.5.1.62 General Control 1 Register

This register is a read/write register is used to control various functions of the TUSB73X0. This register is reset by a PCI Express reset (PERST#), a GRST#, or the internally-generated power-on reset.

PCI register offset: D8h

Register type: Read-Only, Read/Write

Default value: 0000 001Bh

Table 99. PCI Register D8h

Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1	1

Table 100. General Control 1 Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:6	RSVD	r	Reserved. Returns zeros when read.
5:3	L1ASPM_ENTRY_TIMER(1	rw	L1ASPM Entry Timer. This field specifies the value of the L1ASPM Entry Timer. This field defaults to 011, corresponding to a value of 8 µs.
2:0	L0s_ENTRY_TIMER ⁽¹⁾	rw	L0s Entry timer. This field specifies the value of the L0s Entry timer. This field defaults to 011, corresponding to a value of 4 μ s.

(1) This bit is reset by a PCI Express reset (PERST), a GRST, or the internally generated power-on reset.



7.5.1.63 General Control 2 Register

This register is a read/write register is used to control various functions of the TUSB73X0. This register is reset by a PCI Express reset (PERST#), a GRST#, or the internally-generated power-on reset.

Note: For Pass 1.0 of the TUSB73X0 design, this register is read only zeros and has no effect.

PCI register offset: DCh

Register type: Read-Only, Read/Write

Default value: 0000 001Bh

Table 101. PCI Register DCh

									- 5							
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1	1

Table 102. General Control 2 Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
		ACCESS	
31:6	RSVD	r	Reserved. Returns zeros when read.
5:3	L1_LATENCY ⁽¹⁾	rw	L1 Maximum Exit Latency. This field is used to program the maximum acceptable latency when exiting the L1 state. This is used to set the L1 Acceptable Latency field in the Device capabilities register. 000 – Less than 1 μ s 001 – 1 μ s up to less than 2 μ s 010 – 2 μ s up to less than 4 μ s 011 – 4 μ s up to less than 8 μ s (default) 100 – 8 μ s up to less than 16 μ s 101 – 16 μ s up to less than 32 μ s 110 – 32 μ s to 64 μ s 111 – more than 64 μ s
2:0	L0s_LATENCY ⁽¹⁾	rw	L0s Maximum Exit Latency. This field is used to program the maximum acceptable latency when exiting the L0s state. This is used to set the L0s Acceptable Latency field in the Device capabilities register. 000 – Less than 64 ns 001 – 64 ns up to less than 128 ns 010 – 128 ns up to less than 256 ns 011 – 256 ns up to less than 512 ns (default) 100 – 512 ns up to less than 1 μs 101 – 1 μs up to less than 2 μs 101 – 2 μs to 4 μs 111 – more than 4 μs

(1) This bit is reset by a PCI Express reset (PERST), a GRST, or the internally generated power-on reset.



7.5.1.64 USB Control Register

This register is a read/write register is used to control USB settings in the TUSB73X0. This register is reset by a PCI Express reset (PERST#), a GRST#, or the internally-generated power-on reset.

PCI register offset: E0h Register type: Read/Write Default value: 0000 0000h

Table 103. PCI Register E0h

								•								
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 104. USB Control Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31	USB_SPREAD_DIS ⁽¹⁾	rw	USB Spread Spectrum Disable. When this bit is set to 1, spread spectrum generation for the USB 3.0 clock is disabled.
30	FREQ_SEL_EN ⁽²⁾	rw	Frequency Select Enable. When this bit is set to 1, the oscillator is restarted. This bit can only be written to once after power up.
29:24	PLL_FREQ_SEL ⁽²⁾	r	PLL Frequency Select. If the FREQSEL pin is 1, then the value in this field controls the Frequency Select inputs to the PLL. In addition, the frequency selector inputs to the Oscillator are set appropriately for the frequency selected. If the FREQSEL pin is 0, then this field has no effect. Once the FREQ_SEL_EN bit has been set, this field will be locked and cannot be changed.
23	HIDE_MSIX ⁽¹⁾	rw	Hide MSI-X. When this bit is set, the Next Item Pointer Register (offset 71h) for the PCI Express Capability is set to 00h, and BAR2 (offset 18h) and BAR3 (offset 1Ch) are only zeros.
22	PWRON_POLARITY ⁽²⁾	rw	PWRONx Polarity. When this bit is 0 (default), the PWRONx# pins are active low and their internal pulldown resistors are enabled. When this bit is 1, the PWRONx# pins are active high and their internal pulldown resistors are disabled.
21:17	RSVD	r	Reserved. Returns zero when read.
16	PPC_NOT_PRESENT ⁽¹⁾	rw	Port Power Control Not Present. When this bit is 0, the TUSB73X0 forces the PPC bit to 1 in the Host Controller Capability Parameters, indicating that the system supports port power switches. When this bit is set to 1, the TUSB73X0 forces the PPC bit to 0 in the Host Controller Capability Parameters, indicating that the system does not support port power switches.
15:12	RSVD ⁽¹⁾	rw	Reserved. Returns zeros when read.
11	PORT4_DIS ⁽¹⁾	rw	USB Port 4 Disable. When this bit is set to 1, port 4 of the TUSB73X0 is disabled. For the TUSB7320 Port 4 is not present and this bit has no effect.
10	PORT3_DIS ⁽¹⁾	rw	USB Port 3 Disable. When this bit is set to 1, port 3 of the TUSB73X0 is disabled. For the TUSB7320 Port 3 is not present and this bit has no effect.
9	PORT2_DIS ⁽¹⁾	rw	USB Port 2 Disable. When this bit is set to 1, port 2 of the TUSB73X0 is disabled.
8	PORT1_DIS ⁽¹⁾	rw	USB Port 1 Disable. When this bit is set to 1, port 1 of the TUSB73X0 is disabled.

⁽¹⁾ This bit is reset by a PCI Express reset (PERST), a GRST, or the internally generated power-on reset.

⁽²⁾ This bit is a sticky bit and is reset by a global reset (GRST) or the internally-generated poweron reset.



Table 104. USB Control Register Description (continued)

BIT	FIELD NAME	ACCESS	DESCRIPTION
7	USB3_PORT4_NON_REM ⁽¹⁾	rw	USB 3.0 Port 4 Nonremovable. When this bit is set to 1, the TUSB73X0 forces the DR bit to 1 in the Port Status and Control Register corresponding to USB 3.0 Port 4. For the TUSB7320 Port 4 is not present and this bit has no effect.
6	USB3_PORT3_NON_REM ⁽¹⁾	rw	USB 3.0 Port 3 Nonremovable. When this bit is set to 1, the TUSB73X0 forces the DR bit to 1 in the Port Status and Control Register corresponding to USB 3.0 Port 3. For the TUSB7320 Port 3 is not present and this bit has no effect.
5	USB3_PORT2_NON_REM ⁽¹⁾	rw	USB 3.0 Port 2 Nonremovable. When this bit is set to 1, the TUSB73X0 forces the DR bit to 1 in the Port Status and Control Register corresponding to USB 3.0 Port 2.
4	USB3_PORT1_NON_REM ⁽¹⁾	rw	USB 3.0 Port 1 Nonremovable. When this bit is set to 1, the TUSB73X0 forces the DR bit to 1 in the Port Status and Control Register corresponding to USB 3.0 Port 1.
3	USB2_PORT4_NON_REM ⁽¹⁾	rw	USB 2.0 Port 4 Nonremovable. When this bit is set to 1, the TUSB73X0 forces the DR bit to 1 in the Port Status and Control Register corresponding to USB 2.0 Port 4. For the TUSB7320 Port 4 is not present and this bit has no effect.
2	USB2_PORT3_NON_REM ⁽¹⁾	rw	USB 2.0 Port 3 Nonremovable. When this bit is set to 1, the TUSB73X0 forces the DR bit to 1 in the Port Status and Control Register corresponding to USB 2.0 Port 3. For the TUSB7320 Port 3 is not present and this bit has no effect.
1	USB2_PORT2_NON_REM ⁽¹⁾	rw	USB 2.0 Port 2 Nonremovable. When this bit is set to 1, the TUSB73X0 forces the DR bit to 1 in the Port Status and Control Register corresponding to USB 2.0 Port 2.
0	USB2_PORT1_NON_REM ⁽¹⁾	rw	USB 2.0 Port 1 Nonremovable. When this bit is set to 1, the TUSB73X0 forces the DR bit to 1 in the Port Status and Control Register corresponding to USB 2.0 Port 1.

7.5.1.65 De-Emphasis and Swing Control Register

This register is used to control the de-emphasis and transmit swing settings for each of the USB 3.0 ports when the default setting is overridden through the Custom PHY Transmit/Receive Control Register. This register is reset by a PCI Express reset (PERST#), a GRST#, or the internally-generated power-on reset.

PCI register offset: E4h Register type: Read/Write Default value: 0000 0000h

Table 105. PCI Register E4h

									•							
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
			•													
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 106. De-Emphasis and Swing Control Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION						
31:28	PORT4_SWING ⁽¹⁾	rw	Port 4 Swing. When the PORT4_SWING_OV bit is set to 1, these bits are used to set the output swing for port 4. For details on the behavior of the swing signals refer to Table 1. For the TUSB7320 Port 4 is not present and these bits have no effect.						

(1) This bit is reset by a PCI Express reset (PERST), a GRST, or the internally generated power-on reset.



Table 106. De-Emphasis and Swing Control Register Description (continued)

BIT	FIELD NAME	ACCESS	DESCRIPTION
27:24	PORT4_DE ⁽¹⁾	rw	Port 4 Deemphasis. When the PORT4_DE_OV bit is set to 1, these bits are used to set the de-emphasis value for port 4. For details on the behavior of the swing signals refer to Table 2. For the TUSB7320 Port 4 is not present and these bits have no effect.
23:20	PORT3_SWING ⁽¹⁾	rw	Port 3 Swing. When the PORT3_SWING_OV bit is set to 1 these bits are used to set the output swing for port 3. For details on the behavior of the swing signals refer to Table 1. For the TUSB7320 Port 3 is not present and these bits have no effect.
19:16	PORT3_DE ⁽¹⁾	rw	Port 3 Deemphasis. When the PORT3_DE_OV bit is set to 1 these bits are used to set the de-emphasis value for port 3. For details on the behavior of the swing signals refer to Table 2. For the TUSB7320 Port 3 is not present and these bits have no effect.
15:12	PORT2_SWING ⁽¹⁾	rw	Port 2 Swing. When the PORT2_SWING_OV bit is set to 1, these bits are used to set the output swing for port 2.For details on the behavior of the swing signals refer to Table 1.
11:8	PORT2_DE ⁽¹⁾	rw	Port 2 Deemphasis. When the PORT2_DE_OV bit is set to 1 these bits are used to set the de-emphasis value for port 2. For details on the behavior of the swing signals refer to Table 2.
7:4	PORT1_SWING ⁽¹⁾	rw	Port 1 Swing. When the PORT1_SWING_OV bit is set to 1, these bits are used to set the output swing for port 1. For details on the behavior of the swing signals refer to Table 1.
3:0	PORT1_DE ⁽¹⁾	rw	Port 1 Deemphasis. When the PORT1_DE_OV bit is set to 1, these bits are used to set the de-emphasis value for port 1. For details on the behavior of the swing signals refer to Table 2.

7.5.1.66 Equalizer Control Register

This register is used to control the equalizer settings for each of the USB 3.0 ports when the default setting is overridden through the Custom PHY Transmit/Receive Control Register. This register is reset by a PCI Express reset (PERST#), a GRST#, or the internally-generated power-on reset.

PCI register offset: E8h Register type: Read/Write Default value: 0000 0000h

Table 107. PCI Register E8h

No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
			1	1	1	1	1	1	1	1	1	1	1	1	1	
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Table 108. Equalizer Control Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:28	PORT4_EQ_INIT ⁽¹⁾	rw	Port 4 Equalizer - Initialization Mode. When the PORT4_EQ_OV bit is set to 1, these bits are used as the source for the Equalizer init values for port 4 of the PHY. For details on the behavior of the equalizer values refer to Table 3. For the TUSB7320 Port 4 is not present and these bits have no effect.
27:24	PORT4_EQ_FUNC ⁽¹⁾	rw	Port 4 Equalizer- Functional Mode. When the PORT4_EQ_OV bit is set to 1, these bits are used as the source for the Equalizer func values for port 4 of the PHY. For details on the behavior of the equalizer values refer to Table 3. For the TUSB7320 Port 4 is not present and these bits have no effect.
23:20	PORT3_EQ_INIT ⁽¹⁾	rw	Port 3 Equalizer - Initialization Mode. When the PORT3_EQ_OV bit is set to 1, these bits are used as the source for the Equalizer init values for port 3 of the PHY. For details on the behavior of the equalizer values refer to Table 3. For the TUSB7320 Port 3 is not present and these bits have no effect.
19:16	PORT3_EQ_FUNC ⁽¹⁾	rw	Port 3 Equalizer- Functional Mode. When the PORT3_EQ_OV bit is set to 1, these bits are used as the source for the Equalizer func values for port 3 of the PHY. For details on the behavior of the equalizer values refer to Table 3. For the TUSB7320 Port 3 is not present and these bits have no effect.
15:12	PORT2_EQ_INIT ⁽¹⁾	rw	Port 2 Equalizer - Initialization Mode. When the PORT2_EQ_OV bit is set to 1, these bits are used as the source for the Equalizer init values for port 3 of the PHY. For details on the behavior of the equalizer values refer to Table 3.
11:8	PORT2_EQ_FUNC ⁽¹⁾	rw	Port 2 Equalizer- Functional Mode. When the PORT2_EQ_OV bit is set to 1, these bits are used as the source for the Equalizer func values for port 3 of the PHY. For details on the behavior of the equalizer values refer to Table 3.
7:4	PORT1_EQ_INIT ⁽¹⁾	rw	Port 1 Equalizer - Initialization Mode. When the PORT1_EQ_OV bit is set to 1, these bits are used as the source for Equalizer init values for port 1 of the PHY. For details on the behavior of the equalizer values refer to Error: Reference source not found.
3:0	PORT1_EQ_FUNC ⁽¹⁾	rw	Port 1 Equalizer- Functional Mode. When the PORT1_EQ_OV bit is set to 1, these bits are used as the source for Equalizer func values for port 1 of the PHY. For details on the behavior of the equalizer values refer to Table 3.

⁽¹⁾ This bit is reset by a PCI Express reset (PERST), a GRST, or the internally generated power-on reset.

7.5.1.67 Custom PHY Transmit/Receive Control Register

This register is used to enable the override of the default de-emphasis, transmit swing, and receiver equalization settings for each of the USB 3.0 ports. This register is reset by a PCI Express reset (PERST#), a GRST#, or the internally-generated power-on reset.

PCI register offset: ECh Register type: Read/Write Default value: 0000 0000h

Table 109. PCI Register ECh

Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Table 110. Custom PHY Transmit/Receive Control Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:27	RSVD	r	Reserved. Returns zeros when read.
26	PORT4_EQ_OV ⁽¹⁾	rw	Port 4 Equalization Override. When this bit is set to 1, the TUSB73X0 overrides the default equalization settings for port 4 with the values in the PORT4_EQ_FUNC field and the PORT4_EQ_INIT field of the Equalizer Control Register. For the TUSB7320 Port 4 is not present and this bit has no effect.
25	PORT4_SWING_OV ⁽¹⁾	rw	Port 4 Swing Override. When this bit is set to 1, the TUSB73X0 overrides the default swing settings for port 4 with the values in the PORT4_SWING field of the Deemphasis and Swing Control Register. For the TUSB7320 Port 4 is not present and this bit has no effect.
24	PORT4_DE_OV ⁽¹⁾	rw	Port 4 Deemphasis Override. When this bit is set to 1, the TUSB73X0 overrides the default de-emphasis settings for port 4 with the values in the PORT4_DE field of the Deemphasis and Swing Control Register. For the TUSB7320 Port 4 is not present and this bit has no effect.
23:19	RSVD	r	Reserved. Returns zeros when read.
18	PORT3_EQ_OV ⁽¹⁾	rw	Port 3 Equalization Override. When this bit is set to 1, the TUSB73X0 overrides the default equalization settings for port 3 with the values in the PORT3_EQ_FUNC field and the PORT3_EQ_INIT field of the Equalizer Control Register. For the TUSB7320 Port 3 is not present and this bit has no effect.
17	PORT3_SWING_OV ⁽¹⁾	rw	Port 3 Swing Override. When this bit is set to 1, the TUSB73X0 overrides the default swing settings for port 3 with the values in the PORT3_SWING field of the Deemphasis and Swing Control Register. For the TUSB7320 Port 3 is not present and this bit has no effect.
16	PORT3_DE_OV ⁽¹⁾	rw	Port 3 Deemphasis Override. When this bit is set to 1, the TUSB73X0 overrides the default de-emphasis settings for port 3 with the values in the PORT3_DE field of the Deemphasis and Swing Control Register. For the TUSB7320 Port 3 is not present and this bit has no effect.
15:11	RSVD	r	Reserved. Returns zeros when read.
10	PORT2_EQ_OV ⁽¹⁾	rw	Port 2 Equalization Override. When this bit is set to 1, the TUSB73X0 overrides the default equalization settings for port 2 with the values in the PORT2_EQ_FUNC field and the PORT2_EQ_INIT field of the Equalizer Control Register.
9	PORT2_SWING_OV ⁽¹⁾	rw	Port 2 Swing Override. When this bit is set to 1, the TUSB73X0 overrides the default swing settings for port 2 with the values in the PORT2_SWING field of the Deemphasis and Swing Control Register.
8	PORT2_DE_OV ⁽¹⁾	rw	Port 2 Deemphasis Override. When this bit is set to 1, the TUSB73X0 overrides the default de-emphasis settings for port 2 with the values in the PORT2_DE field of the Deemphasis and Swing Control Register.
7:3	RSVD	r	Reserved. Returns zeros when read.
2	PORT1_EQ_OV ⁽¹⁾	rw	Port 1 Equalization Override. When this bit is set to 1, the TUSB73X0 overrides the default equalization settings for port 1 with the values in the PORT1_EQ_FUNC field and the PORT1_EQ_INIT field of the Equalizer Control Register.
1	PORT1_SWING_OV ⁽¹⁾	rw	Port 1 Swing Override. When this bit is set to 1, the TUSB73X0 overrides the default swing settings for port 1 with the values in the PORT1_SWING field of the Deemphasis and Swing Control Register.
0	PORT1_DE_OV ⁽¹⁾	rw	Port 1 Deemphasis Override. When this bit is set to 1, the TUSB73X0 overrides the default de-emphasis settings for port 1 with the values in the PORT1_DE field of the Deemphasis and Swing Control Register.

⁽¹⁾ This bit is reset by a PCI Express reset (PERST), a GRST, or the internally generated power-on reset.

Copyright © 2011–2015, Texas Instruments Incorporated

Submit Documentation Feedback



7.5.2 PCI Express Extended Configuration Space

7.5.2.1 The PCI Express Extended Configuration Map

Table 111. PCI Express Extended Configuration Register Map

REGISTE	ER NAME	OFFSET		
Next Capability Offset / Capability Version	PCI Express Advanced Error Reporting Capabilities ID	100h		
Uncorrectable Erro	or Status Register	104h		
Uncorrectable Eri	ror Mask Register	108h		
Uncorrectable Erro	or Severity Register	10Ch		
Correctable Erro	r Status Register	110h		
Correctable Erro	or Mask Register	114h		
Advanced Error Capabili	ties and Control Register	118h		
Header Lo	g Register	11Ch		
Header Lo	g Register	120h		
Header Lo	g Register	124h		
Header Lo	g Register	128h		
Rese	erved	12Ch-14Fh		
Next Capability Offset / Capability Version	Device Serial Number Capability ID	150h		
Serial Number Re	gister (Lower DW)	154h		
Serial Number Re	gister (Upper DW)	158h		
Rese	erved	15C-FFFh		

7.5.2.2 Advanced Error Reporting capability Register

This read-only register identifies the linked list item as the register for PCI Express Advanced Error Reporting Capabilities. The register returns 0001h when read.

PCI Express Extended Register Offset: 100h

Register type: Read-Only Default value: 0001h

Table 112. PCI Express Extended Register 100h

Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1



7.5.2.3 Next Capability Offset / Capability Version Register

This read-only register identifies the next location in the PCI Express Extended Capabilities link list. The upper 12 bits in this register shall be 150h, indicating that the Device Serial Number Capability starts at offset 150h. The least significant four bits identify the revision of the current capability block as 2h.

PCI Express Extended Register Offset: 100h

Register type: Read-Only Default value: 1502h

Table 113. PCI Express Extended Register 102h

Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	1	0	1	0	1	0	0	0	0	0	0	1	0

7.5.2.4 Uncorrectable Error Status Register

The Uncorrectable Error Status Register reports the status of individual errors as they occur. Software may clear these bits only by writing a 1 to the desired location.

PCI Express Extended Register Offset: 104h

Register type: Read-Only, Read/Clear

Default value: 0000 0000h

Table 114. PCI Express Extended Register 104h

Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 115. Custom PHY Transmit/Receive Control Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:21	RSVD	r	Reserved. Returns zeros when read.
20	UR_ERROR ⁽¹⁾	rcu	Unsupported Request Error. This bit is asserted when an Unsupported Request is received.
19	ECRC_ERROR ⁽¹⁾	rcu	Extended CRC Error. This bit is asserted when an Extended CRC error is detected.
18	MAL_TLP ⁽¹⁾	rcu	Malformed TLP. This bit is asserted when a malformed TLP is detected.
17	RX_OVERFLOW ⁽¹⁾	rcu	Receiver Overflow. This bit is asserted when the flow control logic detects that the transmitting device has illegally exceeded the number of credits that were issued.
16	UNXP_CPL ⁽¹⁾	rcu	Unexpected Completion. This bit is asserted when a completion packet is received that does not correspond to an issued request.
15	CPL_ABORT ⁽¹⁾	rcu	Completer Abort. This bit is asserted when the TUSB73X0 signals a Completer Abort.
14	CPL_TIMEOUT ⁽¹⁾	rcu	Completion Timeout. This bit is asserted when no completion has been received for an issued request before the timeout period.
13	FC_ERROR ⁽¹⁾	rcu	Flow Control Error. This bit is asserted when a flow control protocol error is detected either during initialization or during normal operation.
12	PSN_TLP ⁽¹⁾	rcu	Poisoned TLP. This bit is asserted when a poisoned TLP is received.

(1) This bit is reset by a PCI Express reset (PERST), a GRST, or the internally generated power-on reset.



Table 115. Custom PHY Transmit/Receive Control Register Description (continued)

BIT	FIELD NAME	ACCESS	DESCRIPTION
11:5	RSVD	r	Reserved. Returns zeros when read.
4	DLL_ERROR ⁽¹⁾	rcu	Data Link Protocol Error. This bit is asserted if a data link layer protocol error is detected.
3:0	RSVD	r	Reserved. Returns zeros when read.

7.5.2.5 Uncorrectable Error Mask Register

The Uncorrectable Error Mask Register controls the reporting of individual errors as they occur. When a bit is set to one, the corresponding error condition will not be logged, and does not update any of the status bits within the Extended Error Reporting Capability block.

PCI Express Extended Register Offset: 108h

Register type: Read-Only, Read/Write

Default value: 0000 0000h

Table 116. PCI Express Extended Register 108h

Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
No. Reset									0				0	_		0
State	0	0	0	0	0	0	0	0	0	0	0	0	U	0	0	U

Table 117. Bit Descriptions - Uncorrectable Error Mask Register

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:21	RSVD	r	Reserved. Returns zeros when read.
20	UR_ERROR_MASK ⁽¹⁾	rw	Unsupported Request Error Mask. 0 – Error Condition is Unmasked 1 – Error Condition is Masked
19	ECRC_ERROR_MASK ⁽¹⁾	rw	Extended CRC Error Mask. 0 – Error Condition is Unmasked 1 – Error Condition is Masked
18	MAL_TLP_MASK ⁽¹⁾	rw	Malformed TLP Mask. 0 – Error Condition is Unmasked 1 – Error Condition is Masked
17	RX_OVERFLOW_MASK ⁽¹⁾	rw	Receiver Overflow Mask. 0 – Error Condition is Unmasked 1 – Error Condition is Masked
16	UNXP_CPL_MASK ⁽¹⁾	rw	Unexpected Completion Mask. 0 – Error Condition is Unmasked 1 – Error Condition is Masked
15	CPL_ABORT_MASK ⁽¹⁾	rw	Completer Abort Mask. 0 – Error Condition is Unmasked 1 – Error Condition is Masked
14	CPL_TIMEOUT_MASK ⁽¹⁾	rw	Completion Timeout Mask. 0 – Error Condition is Unmasked 1 – Error Condition is Masked
13	FC_ERROR_MASK ⁽¹⁾	rw	Flow Control Error Mask. 0 – Error Condition is Unmasked 1 – Error Condition is Masked

(1) This bit is reset by a PCI Express reset (PERST), a GRST, or the internally generated power-on reset.



Table 117. Bit Descriptions – Uncorrectable Error Mask Register (continued)

BIT	FIELD NAME	ACCESS	DESCRIPTION					
12	PSN_TLP_MASK ⁽¹⁾	rw	Poisoned TLP Mask. 0 – Error Condition is Unmasked 1 – Error Condition is Masked					
11:5	RSVD	r	Reserved. Returns zeros when read.					
4	DLL_ERROR_MASK ⁽¹⁾	rw	Data Link Protocol Error Mask. 0 – Error Condition is Unmasked 1 – Error Condition is Masked					
3:0	RSVD	r	Reserved. Returns zeros when read.					

7.5.2.6 Uncorrectable Error Severity Register

The Uncorrectable Error Severity Register controls the reporting of individual errors as ERR_FATAL or ERR_NONFATAL. When a bit is set, the corresponding error condition will be identified as fatal. When a bit is clear, the corresponding error condition will be identified as non-fatal.

PCI Express Extended Register Offset: 10Ch

Register type: Read-Only, Read/Write

Default value: 0026 2030h

Table 118. PCI Express Extended Register 10Ch

							•			_						
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	1	0	0	0	1	1	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	1	0	0	0	0	0	0	0	1	1	0	0	0	0

Table 119. Bit Descriptions – Uncorrectable Error Severity Register

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:23	RSVD	r	Reserved. Returns zeros when read.
22	RSVD	r	Reserved. Returns 1 when read.
21	RSVD	r	Reserved. Returns zeros when read.
20	UR_ERROR_SEVR ⁽¹⁾	rw	Unsupported Request Error Severity. 0 – Error Condition is signaled using ERR_NONFATAL 1 – Error Condition is signaled using ERR_FATAL
19	ECRC_ERROR_SEVR ⁽¹⁾	rw	Extended CRC Error Severity. 0 – Error Condition is signaled using ERR_NONFATAL 1 – Error Condition is signaled using ERR_FATAL
18	MAL_TLP_SEVR ⁽¹⁾	rw	Malformed TLP Severity. 0 – Error Condition is signaled using ERR_NONFATAL 1 – Error Condition is signaled using ERR_FATAL
17	RX_OVERFLOW_SEVR ⁽¹⁾	rw	Receiver Overflow Severity. 0 – Error Condition is signaled using ERR_NONFATAL 1 – Error Condition is signaled using ERR_FATAL
16	UNXP_CPL_SEVR ⁽¹⁾	rw	Unexpected Completion Severity. 0 – Error Condition is signaled using ERR_NONFATAL 1 – Error Condition is signaled using ERR_FATAL
15	CPL_ABORT_SEVR ⁽¹⁾	rw	Completer Abort Severity. 0 – Error Condition is signaled using ERR_NONFATAL 1 – Error Condition is signaled using ERR_FATAL

(1) This bit is reset by a PCI Express reset (PERST), a GRST, or the internally generated power-on reset.



Table 119. Bit Descriptions – Uncorrectable Error Severity Register (continued)

BIT	FIELD NAME	ACCESS	DESCRIPTION					
14	CPL_TIMEOUT_SEVR ⁽¹⁾	rw	Completion Timeout Severity. 0 – Error Condition is signaled using ERR_NONFATAL 1 – Error Condition is signaled using ERR_FATAL					
13	FC_ERROR_SEVR ⁽¹⁾	rw	Flow Control Error Severity. 0 – Error Condition is signaled using ERR_NONFATAL1 – Error Condition is signaled using ERR_FATAL					
12	PSN_TLP_SEVR ⁽¹⁾	rw	Poisoned TLP Severity. 0 – Error Condition is signaled using ERR_NONFATAL 1 – Error Condition is signaled using ERR_FATAL					
11:6	RSVD	r	Reserved. Returns zeros when read.					
5	RSVD	r	Reserved. Returns 1 when read.					
4	DLL_ERROR_SEVR ⁽¹⁾	rw	Data Link Protocol Error Severity. 0 – Error Condition is signaled using ERR_NONFATAL 1 – Error Condition is signaled using ERR_FATAL					
3:0	RSVD	r	Reserved. Returns zeros when read.					

7.5.2.7 Correctable Error Severity Register

The Correctable Error Status Register reports the status of individual errors as they occur. Software may clear these bits only by writing a 1 to the desired location.

PCI Express Extended Register Offset: 110h

Register type: Read-Only, Read/Clear

Default value: 0000 0000h

Table 120. PCI Express Extended Register 110h

Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 121. Bit Descriptions – Correctable Error Severity Register

BIT	FIELD NAME	ACCESS	DESCRIPTION				
31:14	RSVD	r	Reserved. Returns zeros when read.				
13	ANFES ⁽¹⁾	rcu	Advisory Non-Fatal Error Status. This bit is asserted when an Advisory Non-Fatal Error has been reported.				
12	REPLAY_TMOUT ⁽¹⁾	rcu	Replay Timer Timeout. This bit is asserted when the replay timer expires for a pending request or completion that has not been acknowledged.				
11:9	RSVD	r	Reserved. Returns zeros when read.				
8	REPLAY_ROLL ⁽¹⁾	rcu	REPLAY_NUM Rollover. This bit is asserted when the replay counter rolls over when a pending request or completion has not been acknowledged.				
7	BAD_DLLP ⁽¹⁾	rcu	Bad DLLP Error. This bit is asserted when an 8b/10b error was detected by the PHY during the reception of a DLLP.				
6	BAD_TLP ⁽¹⁾	rcu	Bad TLP Error. This bit is asserted when an 8b/10b error was detected by the PHY during the reception of a TLP.				
5:1	RSVD	r	Reserved. Returns zeros when read.				
0	RX_ERROR ⁽¹⁾	rcu	Receiver Error. This bit is asserted when an 8b/10b error is detected the PHY at any time.				

(1) This bit is reset by a PCI Express reset (PERST), a GRST, or the internally generated power-on reset.



7.5.2.8 Correctable Error Mask Register

The Correctable Error Status Register reports the status of individual errors as they occur. Software may clear these bits only by writing a 1 to the desired location.

PCI Express Extended Register Offset: 114h

Register type: Read-Only, Read/Write

Default value: 0000 2000h

Table 122. PCI Express Extended Register 114h

							•			•						
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 123. Bit Descriptions - Correctable Error Mask Register

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:14	RSVD	r	Reserved. Returns zeros when read.
13	ANFEM ⁽¹⁾	rw	Advisory Non-Fatal Error Mask. 0 – Error Condition is Unmasked 1 – Error Condition is Masked
12	REPLAY_TMOUT_MASK ⁽¹⁾	rw	Replay Timer Timeout Mask. 0 – Error Condition is Unmasked 1 – Error Condition is Masked
11:9	RSVD	r	Reserved. Returns zeros when read.
8	REPLAY_ROLL_MASK ⁽¹⁾	rw	REPLAY_NUM Rollover Mask. 0 – Error Condition is Unmasked 1 – Error Condition is Masked
7	BAD_DLLP_MASK ⁽¹⁾	rw	Bad DLLP Error Mask. 0 – Error Condition is Unmasked 1 – Error Condition is Masked
6	BAD_TLP_MASK ⁽¹⁾	rw	Bad TLP Error Mask. 0 – Error Condition is Unmasked 1 – Error Condition is Masked
5:1	RSVD	r	Reserved. Returns zeros when read.
0	RX_ERROR_MASK ⁽¹⁾	rw	Receiver Error Mask. 0 – Error Condition is Unmasked 1 – Error Condition is Masked

(1) This bit is reset by a PCI Express reset (PERST), a GRST, or the internally generated power-on reset.



7.5.2.9 Advanced Error Capabilities and control Register

The Advanced Error Capabilities and Control Register allows the system to monitor and control the advanced error reporting capabilities.

PCI Express Extended Register Offset: 118h

Register type: Read-Only, Read/Write

Default value: 0000 0050h

Table 124. PCI Express Extended Register 118h

							•			- 3						
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
·																
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0

Table 125. Bit Descriptions - Advanced Error Capabilities and Control Register

BIT	FIELD NAME	ACCESS	DESCRIPTION						
31:9	RSVD	r	Reserved. Returns zeros when read.						
8	ECRC_CHK_EN ⁽¹⁾	rw	Extended CRC Check Enable. 0 – Extended CRC checking is Disabled 1 – Extended CRC checking is Enabled						
7	ECRC_CHK_CAPABLE	r	Extended CRC Check Capable. This read-only bit returns a value of 1 indicating that the TUSB73X0 is capable of checking extended CRC information.						
6	ECRC_GEN_EN ⁽¹⁾	rw	Extended CRC Generation Enable. 0 – Extended CRC generation is Disabled 1 – Extended CRC generation is Enabled						
5	ECRC_GEN_CAPABLE	r	Extended CRC Generation Capable. This read-only bit returns a value of 1 indicating that the TUSB73X0 is capable of generating extended CRC information.						
4:0	FIRST_ERR ⁽¹⁾	ru	First Error Pointer. This five bit value reflects the bit position within the Uncorrectable Error Status Register corresponding to the class of the first error condition that was detected.						

(1) This bit is reset by a PCI Express reset (PERST), a GRST, or the internally generated power-on reset.



7.5.2.10 Header Log Register

The Header Log Register stores the TLP header for the packet that lead to the most recently detected error condition. Offset 11Ch contains the first DWORD. Offset 128h contains the last DWORD (in the case of a 4DW TLP header. Each DWORD is stored with the least significant byte representing the earliest transmitted.

PCI Express Extended Register Offset: 11Ch, 120h, 124h, 128h

Register type: Read-Only Default value: 0000 0000h

Table 126. PCI Express Extended Register 11Ch, 120, 124h, and 128h

					•			,	_	,	,	,				
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

7.5.2.11 Device Serial Number Capability ID Register

This read-only register identifies the linked list item as the Device Serial Number Capability. This register returns 0003h when read.

PCI Express Extended Register Offset: 150h

Register type: Read-Only Default value: 0003h

Table 127. Device Serial Number Capability ID Register

Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1

7.5.2.12 Next Capability Offset/Capability Version Register

This read-only register identifies the next location in the PCI Express Extended Capabilities link list. The upper 12 bits in this register are 000h, indicating that the Device Serial Number Capability is the last capability in the list. The least significant four bits identify the revision of the current capability block as 1h.

PCI Express Extended Register Offset: 152h

Copyright © 2011-2015, Texas Instruments Incorporated

Register type: Read-Only Default value: 0001h

Table 128. Next Capability Offset/Capability Version Register

Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1



7.5.2.13 Device Serial Number Register

This read-only register identifies the Device Serial Number for the TUSB73x0. The Device Serial Number is in the format of an IEEE defined 64-bit extended unique identifier (EUI-64). The EUI-64 consists of TI's 24-bit company ID (called an OUI-24) plus a 40 bit extension identifier. TI's OUI-24 is 080028h and is hardwired into bits 63:40 of the Device Serial Number Register. The TUSB73x0 has been assigned the range of 00 0000 0000h to 00 0FFF FFFFh for the 40-bit extension identifier. As such, bits 39:32 of the Device Serial Number Register are hardwired to 00h, and bits 31:0 of the Device Serial Number Register are defined by a value unique for each device.

PCI Express Extended Register Offset: 154h

Register type: Read-Only

Default value: 0800 2800 XXXX XXXX h

Table 129. Device Serial Number Register

											•					
Bit No.	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48
Reset State	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
Bit No.	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
Reset State	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х

Table 130. Bit Descriptions - Device Serial Number Register

BIT	FIELD NAME	ACCESS	DESCRIPTION
63:32	SERIAL_NUM_UPPER	r	Serial Number – Upper DW. The upper DW of the Serial Number is hardwired to 0800 2800h.
31:0	SERIAL_NUM_LOWER	r	Serial Number – Lower DW. The lower DW of the Serial Number is unique for each device.

7.5.3 xHCl Memory Mapped Register Space

7.5.3.1 The xHCl Register Map

The TUSB73X0 includes xHCl registers in memory mapped register space. These registers are accessible through the address programmed into the Base Address Register 0/1.

Table 131. xHCl Register Map

REGISTER NAME	OFFSET
Host Controller Capability Registers	000h-01Fh
Host Controller Operational Registers	020h-49Fh
Runtime Registers	4A0h-5BFh
Doorbell Registers	5C0h-6C3h
Reserved	6C4-9BFh



Table 131. xHCl Register Map (continued)

REGISTER NAME	OFFSET
xHCI Extended Capabilities Registers	9C0h-9EBh
Reserved	9ECh-FFFFh

7.5.3.2 Host Controller Capability Registers

These registers specify the limits and capabilities of the TUSB7340. The offset in then table is from the address programmed into the Base Address Register 0.

Table 132. Host Controller Capability Register Map

	REGISTER NAME		OFFSET						
HC Interface Version	Reserved	Capability Length	00h						
	HC Structural Parameters 1								
	HC Structural Parameters 2 08h								
	HC Structural Parameters 3 0Ch								
	HC Capability Parameters		10h						
	Doorbell Offset		14h						
	Runtime Register Space Offset 18h								
	Reserved 1Ch-1Fh								

7.5.3.2.1 Capability Registers Length

This read only register returns 20h when read to indicate that the beginning of the Operational Register Space is at an offset of 20h from the address programmed into the Base Address Register 0.

BAR0 register offset: 00h Register type: Read-Only Default value: 0020h

Table 133. HC Capability Register 00h

Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0

7.5.3.2.2 Host Controller Interface Version Number

This read only register indicates the xHCl specification revision number supported by the TUSB73X0.

BAR0 register offset: 02h Register type: Read-Only Default value: 0096h

Table 134. HC Capability Register 02h

Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	1	0	0	1	0	1	1	0

7.5.3.2.3 Host Controller Structural Parameters 1

This read only register defines basic structural parameters supported by the TUSB73X0.

BAR0 register offset: 04h Register type: Read-Only

Copyright © 2011–2015, Texas Instruments Incorporated



Default value: 0800 0840h

Table 135. HC Capability Register 04h

								•	•	•						
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
,		,		,			,	,	,	,	,		,			,
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	1	0	0	0	0	1	0	0	0	0	0	0

Table 136. HC Structural Parameters 1 Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:24	MAX_PORTS	r	Number of Ports. For the TUSB7340, this field is 08h to indicate that 8 ports are supported. For the TUSB7320, this field is 04h to indicate that 4 ports are supported. This field also indicates the number of sets of port registers that are addressable in the Operational Register Space.
23:19	RSVD	r	Reserved. Returns zeros when read.
18:8	MAX_INTRS	r	Number of Interrupters. This field specifies the number of Interrupters that are implemented. The TUSB73x0 implements 8 Interrupters. Each Interrupter is allocated to a vector of MSI-X.
7:0	MAX_SLOTS	r	Number of Device Slots. This field specifies the maximum number of Device Context Structures and Doorbell Array entries that are supported. The TUSB73x0 supports 64 Device Slots.



7.5.3.2.4 Host Controller Structural Parameters 2

This read only register defines basic structural parameters supported by the TUSB73X0.

BAR0 register offset: 08h Register type: Read-Only Default value: 0C00 00F1h

Table 137, HC Capability Register 08h

	rabio rorrito capability regions.															
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	1

Table 138. HC Structural Parameters 2 Description

BIT	FIELD NAME	ACCESS	DESCRIPTION					
31:27	MAX_SCRATCH_BUF	r	Max Scratchpad Buffers. This field indicates the number of Scratchpad Buffers system software reserves. The TUSB73X0 uses one Scratchpad Buffer.					
26	SPR	r	Scratchpad Restore. This bit is 1b to indicate that the TUSB73X0 requires the integrity of the Scratchpad Buffer space to be maintained across power events.					
25:13	RSVD	r	Reserved. Returns zeros when read.					
12:8	IOC_INTERVAL	r	IOC Interval. This field is 0b.					
7:4	ERST_MAX	r	Event Ring Segment Table Max. This field is 1111b to indicate that the TUSB73X0 supports up to 32K Event Ring Segment Table entries.					
3:0	IST	r	Isochronous Scheduling Threshold. This field is 0001b to indicate that software can add a TRB no later than 1 Microframes before that TRB is scheduled to be executed.					

7.5.3.2.5 Host Controller Structural Parameters 3

This read only register defines basic structural parameters supported by the TUSB73X0.

BAR0 register offset: 0Ch Register type: Read-Only Default value: 07FF 00A0h

Table 139. HC Capability Register 0Ch

Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0



Table 140. HC Structural Parameters 3 Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:16	U2_EXIT_LAT	r	U2 Device Exit Latency. This field is 07FFh to indicate that the worst case latency for the TUSB73X0 to transition from U2 to U0 is 2047 µs.
15:8	RSVD	r	Reserved. Returns zeros when read.
7:0	U1_EXIT_LAT	r	U1 Device Exit Latency. This field is 0Ah to indicate that the worst case latency for the TUSB73X0 to transition a root hub Port Link State from U1 to U0 is 10 µs.

7.5.3.2.6 Host Controller Capability Parameters

This read only register defines capability parameters supported by the TUSB73X0.

BAR0 register offset: 10h Register type: Read-Only Default value: 0270 102Xh

Table 141. HC Capability Register 10h

								•	•	•						
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	1	0	0	1	1	1	0	0	0	0
				•	•	•		•	•	•		•		•	,	,
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	1	1	1	1	0	0	0	0	0	1	1	0	х	1	0	1

Table 142. HC Capability Parameters Description

BIT	FIELD NAME	ACCESS	DESCRIPTION					
31:16	XECP	r	xHCI Extended Capabilities Pointer. This field is 0270h to indicate that the beginning of the first xHCI Extended Capability is at an offset of 09C0h from the address programmed into the Base Address Register 0.					
15:12	MAX_PSA_SIZE	r	Maximum Primary Stream Array Size. This field is 1111 to indicate that the TUSB73X0 supports a Primary Stream Array size of 64K.					
11:10	RSVD	r	Reserved. Returns zeros when read.					
9	SBD	r	Secondary Bandwidth Domain Reporting. This bit is 0 to indicate that the TUSB73X0 does not support Secondary Bandwidth Domain reporting.					
8	FSE	r	Force Stopped Event. This bit is 0 to indicate that the TUSB 73X0 does not support Force Stopped Events.					
7	NSS	r	No Secondary SID Support. This bit is 0 to indicate that the TUSB73X0 supports Secondary Stream ID decoding.					
6	LTC	r	Latency Tolerance Messaging Capability. This bit is 1 to indicate that the TUSB73X0 supports Latency Tolerance Messaging.					
5	LHRC	r	Light HC Reset Capability. This bit is 1 to indicate that the TUSB73X0 supports Light Host Controller Resets.					
4	PIND	r	Port Indicators. This bit is 0 to indicate that the TUSB73X0 does not support port indicators.					
3	PPC	r	Port Power Control. This value of this bit is determined by the PPC_NOT_PRESENT bit in the USB Control Register.					
2	CSZ	r	Context Size. This bit is 1 to indicate that the TUSB73X0 uses 64 byte Context data structures.					
1	BNC	r	Bandwidth Negotiation Capability. This bit is 0 to indicate that the TUSB73X0 does not implement Bandwidth Negotiation.					
0	AC64	r	64-bit Addressing Capability. This bit is 1 to indicate that the TUSB73X0 implements 64-bit address memory pointers.					



7.5.3.2.7 Doorbell Offset

This read only register returns 0000 05C0h when read to indicate that the beginning of the Doorbell Array is at an offset of 5C0h from the address programmed into the Base Address Register 0.

BAR0 register offset: 14h Register type: Read-Only Default value: 0000 05C0h

Table 143. HC Capability Register 14h

Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		•		•			•			•						
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	1	0	1	1	1	0	0	0	0	0	0

7.5.3.2.8 Runtime Register Space Offset

This read only register returns 0000 04A0h when read to indicate that the beginning of the Runtime Register Space is at an offset of 4A0h from the address programmed into the Base Address Register 0.

BAR0 register offset: 18h Register type: Read-Only Default value: 0000 04A0h

Table 144. HC Capability Register 18h

Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	1	0	0	1	0	1	0	0	0	0	0



7.5.3.3 Host Controller Operational Registers

These registers control the operation of the TUSB73X0. The offset in Table 145 is from the Operational Base, which is the address programmed into the Base Address Register 0 plus the value programmed into the Capability Registers Length (see *Capability Registers Length*).

Table 145. Host Controller Operational Register Map

REGISTER NAME	OFFSET
USB Command	00h
USB Status	04h
Page Size	08h
Reserved	0Ch-13h
Device Notification Control	14h
Command Ring Control	18h-1Fh
Reserved	20h-2Fh
Device Context Base Address Array Pointer	30h-37h
Configure	38h
Reserved	3Ch-3FFh
Port Register Set 1-8	400h-47Fh

7.5.3.3.1 USB Command Register

This register indicates the command to be executed by the TUSB73X0.

Operational Base register offset: 00h Register type: Read-Only,Read/Write

Default value: 0000 0000h

Table 146. HC Operational Register (Operational Base + 00h)

						•		_	٠.				•			
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



7.5.3.3.2 USB Command Register

This register indicates the command to be executed by the TUSB73X0.

Operational Base register offset: 00h Register type: Read-Only,Read/Write

Default value: 0000 0000h

Table 147. HC Operational Register (Operational Base + 00h)

						•		•	٠.				•			
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 148. USB Command Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:12	RSVD	r	Reserved. Returns zeros when read.
11	EU3S	rw	Enable U3 MFINDEX Stop
10	EWE	rw	Enable Wrap Event
9	CRS	rw	Controller Restore State
8	CSS	rw	Controller Save State
7	LHCRST	rw	Light Host Controller Reset
6:4	RSVD	r	Reserved. Returns zeros when read.
3	HSEE	rw	Host System Error Enable
2	INTE	rw	Interrupter Enable
1	HCRST	rw	Host Controller Reset
0	R/S	rw	Run/Stop.

7.5.3.3.3 USB Status Register

This register indicates pending interrupts and various states of the TUSB73X0.

Operational Base register offset: 04h Register type: Read-Only, Read/Clear

Default value: 0000 0801h

Table 149. HC Operational Register (Operational Base + 04h)

				able i	4 3. 110	Opera	iliOiiai	ivedia	rei (Ol	Jei alio	iiai Da	3 C T U	411)			
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1



Table 150. USB Status Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:13	RSVD	r	Reserved. Returns zeros when read.
12	HCE	r	Host Controller Error
11	CNR	r	Controller Not Ready
10	SRE	rc	Save/Restore Error.
9	RSS	r	Restore State Status.
8	SSS	r	Save State Status.
7:5	RSVD	r	Reserved. Returns zeros when read.
4	PCD	rc	Port Change Detect
3	EINT	rc	Event Interrupt.
2	HSE	rc	Host System Error.
1	RSVD	r	Reserved. Returns zeros when read.
0	HCH	r	HC Halted.

7.5.3.3.4 Page Size Register

This register indicates the page size supported by the TUSB73X0.

Operational Base register offset: 08h

Register type: Read-Only Default value: 0000 0001h

Table 151. HC Operational Register (Operational Base + 08h)

Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Table 152. Page Size Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:16	RSVD	r	Reserved. Returns zeros when read.
15:0	PAGE_SIZE		Page Size. The TUSB73X0 supports a 4k byte page size, so this field is set to 0000 0001h.



7.5.3.3.5 Device Notification Control Register

This register is used by software to enable or disable the reporting of the reception of specific USB Device Notification Transaction Packets.

Operational Base register offset: 14h Register type: Read-Only, Read/Write

Default value: 0000 0000h

Table 153. HC Operational Register (Operational Base + 14h)

Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
D ''																
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 154. Device Notification Control Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:16	RSVD	r	Reserved. Returns zeros when read.
15:0	NOTE_EN	rw	Notification Enable (N0-N15).

7.5.3.3.6 Command Ring Control Register

This 64-bit register provides Command Ring control and status capabilities, and identifies the address and Cycle bit state of the Command Ring Dequeue Pointer.

Operational Base register offset: 18h Register type: Read-Only, Read/Write Default value: 0000 0000 0000 0000h

Table 155. HC Operational Register (Operational Base + 18h)

			•	abic i		Opole	acioniai	. vog.o	(5)	JO. 41.0	mai De		J,			
Bit No.	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
									•	•	•	•		•	•	
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Table 156. Command Ring Control Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:6	COM_RING_POINT	rw	Command Ring Pointer.
5:4	RSVD	r	Reserved. Returns zeros when read.
3	CRR	r	Command Ring Running.
2	CA	rw	Command Abort.
1	CS	rw	Command Stop.
0	RCS	rw	Ring Cycle State.

7.5.3.3.7 Device Context Base Address Array Pointer Register

This 64-bit register identifies the base address of the Device Context Base Address Array.

Operational Base register offset: 30h Register type: Read-Only, Read/Write Default value: 0000 0000 0000 0000h

Table 157. HC Operational Register (Operational Base + 30h)

			ı	able 1	57. HC	Opera	ationai	Regis	ter (Op	peratio	nai Ba	ise + 3	un)			
Bit No.	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 158. Device Context Base Address Array Pointer Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:6	DCBAAP	rw	Device Context Base Address Array Pointer.
5:0	RSVD	r	Reserved. Returns zeros when read.



7.5.3.3.8 Configure Register

This register defines runtime xHC configuration parameters.

Operational Base register offset: 38h Register type: Read-Only, Read/Write

Default value: 0000 0000h

Table 159. HC Operational Register (Operational Base + 38h)

						•		_	٠.				•			
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 160. Configure Register Description

BIT	FIELD NAME	ME ACCESS DESCRIPTION			
31:8	RSVD	r	Reserved. Returns zeros when read.		
7:0	MAX_SLOTS_EN	rw	Max Device Slots Enabled.		

7.5.3.3.9 Port Status and Control Register

The TUSB73X0 implements a Port Status and Control Register for each port that is implemented. The number of Port Status and Control Registers is the same as the value in the MAX_PORTS field in the Host Controller Structural Parameters 1 Register (see Host Controller Structural Parameters 1).

Operational Base register offset: $400h + (10h \times (n-1))$), where n = Port Number

Register type: Read-Only, Read/Write, Read/Clear

Default value: X000 02A0h

Table 161. HC Operational Register (Operational Base + 400h + (10h × (n-1))), where n = Port Number

Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	х	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	1	0	1	0	1	0	0	0	0	0

Table 162. Port Status and Control Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31	WPR ⁽¹⁾	rc or r	Warm Port Reset. This field is only valid for USB 3.0 protocol ports. For USB 2.0 protocol ports, this bit is reserved.
30	DR	r	Device Removable. The value of this bit depends on the value programmed into the USBx_PORTy_NON_REM bit in the USB Control Register that corresponds to the port number and port type associated with this register.
29:28	RSVD	r	Reserved. Returns zeros when read.
27	WOE ⁽¹⁾	rw	Wake on Overcurrent Enable.

(1) This bit is a sticky bit and is reset by a global reset (GRST) or the internally-generated poweron reset.



Table 162. Port Status and Control Register Description (continued)

BIT	FIELD NAME	ACCESS	DESCRIPTION
26	WDE ⁽¹⁾	rw	Wake on Disconnect Enable.
25	WCE ⁽¹⁾	rw	Wake on Connect Enable.
24	RSVD	r	Reserved. Return zero when read.
23	CEC ⁽¹⁾	rc or r	Port Config Error Change. This field is only valid for USB 3.0 protocol ports. For USB 2.0 protocol ports, this bit is reserved.
22	PLC ⁽¹⁾	rc	Port Link State Change.
21	PRC ⁽¹⁾	rc	Port Reset Change.
20	OCC ⁽¹⁾	rc	Overcurrent Change.
19	WRC ⁽¹⁾	rc or r	Warm Port Reset Change. This field is only valid for USB 3.0 protocol ports. For USB 2.0 protocol ports, this bit is reserved.
18	PEC ⁽¹⁾	rc	Port Enabled/Disabled Change.
17	CSC ⁽¹⁾	rc	Connect Status Change.
16	LWS	w	Port Link State Write Strobe. This bit returns a zero when read.
15:14	PIC ⁽¹⁾	rw	Port Indicator Control. Because the TUSB73X0 does not support port indicators, this field has no effect.
13:10	PORT_SPEED ⁽¹⁾	r	Port Speed
9	PP ⁽¹⁾	rw	Port Power.
8:5	PLS ⁽¹⁾	rw	Port Link State
4	PR ⁽¹⁾	rs	Port Reset.
3	OCA	r	Overcurrent Active.
2	RSVD	r	Reserved. Returns zero when read.
1	PED ⁽¹⁾	rc	Port Enabled/Disabled.
0	CCS ⁽¹⁾	r	Current Connect Status.

7.5.3.3.10 Port PM Status and Control Register (USB 3.0 Ports)

The TUSB73X0 implements a Port PM Status and Control Register for each port that is implemented. The number of Port PM Status and Control Registers is the same as the value in the MAX_PORTS field in the Host Controller Structural Parameters 1 Register (see *Host Controller Structural Parameters* 1).

Operational Base register offset: $404h + (10h \times (n-1))$), where n = Port Number

Register type: Read-Only, Read/Write

Default value: 0000 0000h

Table 163. HC Operational Register (Operational Base + 404h + (10h × (n-1))), where n = Port Number

Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 164. Port PM Status and Control Register (USB 3.0) Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:17	RSVD	r	Reserved. Returns zeros when read.
16	FLA	rw	Force Link PM Accept.
15:8	U2_TIMEOUT ⁽¹⁾	rw	U2 Timeout.

(1) This bit is a sticky bit and is reset by a global reset (GRST) or the internally-generated poweron reset.





Table 164. Port PM Status and Control Register (USB 3.0) Description (continued)

BIT	FIELD NAME	ACCESS	DESCRIPTION
7:0	LIA TIMEOLIT(1)	n.v.	III Timpout



7.5.3.3.11 Port PM Status and Control Register (USB 2.0 Ports)

The TUSB73X0 implements a Port PM Status and Control Register for each port that is implemented. The number of Port PM Status and Control Registers is the same as the value in the MAX_PORTS field in the Host Controller Structural Parameters 1 Register (see *Host Controller Structural Parameters* 1).

Operational Base register offset: $404h + (10h \times (n-1))$), where n = Port Number

Register type: Read-Only, Read/Write

Default value: 0000 0000h

Table 165. HC Operational Register (Operational Base + 404h + (10h × (n-1))), where n = Port Number

			•		•	` •				•	•	****				
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 166. Port PM Status and Control Register (USB 2.0) Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:28	PORT_TEST_CTRL	rw	Port Test Control.
27:16	RSVD	r	Reserved. Returns zeros when read.
15:8	L1_DEV_SLOT	rw	L1 Device Slot.
7:4	HIRD	rw	Host Initiated Resume Duration.
3	RWE	rw	Remote Wake Enable.
2:0	L1S	r	L1 Status.

7.5.3.3.12 Port Link Info Register

The TUSB73X0 implements a Port Link Info Register for each port USB 3.0 port that is implemented. For USB 2.0 ports, the Port Link Info Register is reserved and returns zeros when read. The number of Port Link Info Registers is the same as the value in the MAX_PORTS field in the Host Controller Structural Parameters 1 Register (see *Host Controller Structural Parameters* 1).

Operational Base register offset: $408h + (10h \times (n-1))$, where n = Port Number

Register type: Read-Only
Default value: 0000 0000h

Table 167. HC Operational Register (Operational Base + 408h + (10h × (n-1))), where n = Port Number

Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
																,
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Table 168. Port Link Info Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:16	RSVD	r	Reserved. Returns zeros when read.
15:0	LINK_ERROR_COUNT	r	Link Error Count.

7.5.3.4 Host Controller Runtime Registers

These registers are used to read the current microframe and to control the interrupters of the TUSB73X0. The offset in Table 169 is from the Runtime Base, which is the address programmed into the Base Address Register 0 plus the value programmed into the Runtime Register Space Offset (see *Runtime Register Space Offset*).

Table 169. Host Controller Runtime Register Map

REGISTER NAME	OFFSET
Microframe Index	00h
Reserved	04h-1Fh
Interrupter Register Set 0	20h-3Fh
Interrupter Register Set 1	40h-5Fh
Interrupter Register Set 2	60h-7Fh
Interrupter Register Set 3	80h-9Fh
Interrupter Register Set 4	A0h-BFh
Interrupter Register Set 5	C0h-DFh
Interrupter Register Set 6	E0h-FFh
Interrupter Register Set 7	100h-11Fh

7.5.3.4.1 Microframe Index Register

This register is used by the system software to determine the current periodic frame. The register value is incremented every 125 microseconds.

Runtime Base register offset: 00h

Register type: Read-Only Default value: 0000 0000h

Table 170. HC Runtime Register (Runtime Base + 00h)

Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	I	I	I	ı	1				I	I	I	I	I	I	I	
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 171. Microframe Index Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:14	RSVD	r	Reserved. Returns zeros when read.
13:0	MICROFRAME_IDX	r	Microframe Index.

7.5.3.4.2 Interrupter Management Register

The TUSB73X0 implements 8 Interrupter Management Registers, one for each Interrupter implemented.

Runtime Base register offset: 20h + (20h × Interrupter), where Interrupter = 0 through 7

Register type: Read-Only, Read/Write



Default value: 0000 0000h

Table 172. HC Runtime Register (Runtime Base + 20h + (20h × Interrupter)), where Interrupter = 0 through 7

								•		•						
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 173. Interrupter Management Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:2	RSVD	r	Reserved. Returns zeros when read.
1	IE	rw	Interrupt Enable.
0	IP	rc	Interrupt Pending.

7.5.3.4.3 Interrupter Moderation Register

The TUSB73X0 implements 8 Interrupter Moderation Registers, one for each Interrupter implemented.

Runtime Base register offset: 24h + (20h × Interrupter), where Interrupter = 0 through 7

Register type: Read/Write Default value: 0000 0FA0h

Table 174. HC Runtime Register (Runtime Base + 24h + (20h × Interrupter)), where Interrupter = 0 through 7

Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	1	1	1	1	1	0	1	0	0	0	0	0

Table 175. Interrupter Management Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:16	IMODC	rw	Interrupt Moderation Counter.
15:0	IMODI	rw	Interrupt Moderation Interval.

7.5.3.4.4 Event Ring Segment Table Size Register

The TUSB73X0 implements 8 Event Ring Segment Table Size Registers, one for each Interrupter implemented.

Runtime Base register offset: 28h + (20h × Interrupter), where Interrupter = 0 through 7

Register type: Read-Only, Read/Write

Default value: 0000 0000h

Table 176. HC Runtime Register (Runtime Base + 28h + (20h × Interrupter)),



Table 176. HC Runtime Register (Runtime Base + 28h + (20h × Interrupter)), where Interrupter = 0 through 7 (continued)

where Interrupter = 0 through 7

Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 177. Event Ring Segment Table Size Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:16	RSVD	r	Reserved. Returns zeros when read.
15:0	ERSTS	rw	Event Ring Segment Table Size.

7.5.3.4.5 Event Ring Segment Table Base Address Register

The TUSB73X0 implements 8 Event Ring Segment Table Base Address Registers, one for each Interrupter implemented.

Runtime Base register offset: 30h + (20h × Interrupter), where Interrupter = 0 through 7

Register type: Read-Only,Read/Write Default value: 0000 0000 0000 0000h

Table 178. HC Runtime Register (Runtime Base + 30h + (20h × Interrupter)), where Interrupter = 0 through 7

								apto.	_ •	9						
Bit No.	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 179. Event Ring Segment Table Base Address Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
63:4	ERST_BASE	rw	Event Ring Segment Table Base Address.
3:0	RSVD	r	Reserved. Returns zeros when read.



7.5.3.4.6 Event Ring Dequeue Pointer Register

The TUSB73X0 implements 8 Event Ring Dequeue Pointer Registers, one for each Interrupter implemented.

Runtime Base register offset: 38h + (20h × Interrupter), where Interrupter = 0 through 7

Register type: Read/Write, Read/Clear Default value: 0000 0000 0000 0000h

Table 180. HC Runtime Register (Runtime Base + 38h + (20h × Interrupter)), where Interrupter = 0 through 7

								p		· • • • • • • • • • • • • • • • • • • •						
Bit No.	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 181. Event Ring Dequeue Pointer Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION					
64:4	ERDP	rw	Event Ring Dequeue Pointer.					
3	EHB	rc	Event Handler Busy.					
2:0	DESI	DESI rw Dequeue ERST Segment Index.						



7.5.3.5 Host Controller Doorbell Registers

The TUSB73X0 supports an array of 65 Doorbell Registers, one for the host controller plus one for each Device Slot supported. The address of the first Doorbell Register is the address programmed into the Base Address Register 0 plus the value programmed into the *Doorbell Offset*.

Doorbell Base register offset: 00h + (04h x Device Slot), where Device Slot = 0 through 64

Register type: Read-Only, Read/Write

Default value: 0000 0000h

Table 182. HC Doorbell Register (Doorbell Base + (04h × Device Slot)), where Device Slot = 0 through 64

				•	•			•			,,,					•
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 183. Interrupter Management Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:16	DB_STREAM_ID	rw	Doorbell Stream ID. This field returns zeros when read.
15:8	RSVD	r	Reserved. Returns zeros when read.
7:0	DB_TARGET	rw	Doorbell Target. This field returns zeros when read.

7.5.3.6 xHCl Extended Capabilities Registers

These registers are used for the xHCl Extended Capabilities in the TUSB73X0. The offset in Table 184 is from the xHCl Extended Capabilities Base, which is the address programmed into the Base Address Register 0 plus the value programmed into the xHCl Extended Capabilities Pointer field in the *Host Controller Capability Parameters*.

Table 184. xHCl Extended Capabilities Register Map

REGISTER NAME	OFFSET
Legacy Support Capability	00h-07h
Reserved	08h-0Fh
xHCl Supported Protocol Capability (USB 2.0)	10h-1Bh
Reserved	1Ch-1Fh
xHCl Supported Protocol Capability (USB 3.0)	20h-2Bh

7.5.3.6.1 USB Legacy Support Capability Register

This register is used to coordinate the ownership of the host controller between BIOS and the operating system.

xHCI Extended Capabilities Base register offset: 00h

Register type: Read-Only, Read/Write

Copyright © 2011-2015, Texas Instruments Incorporated

Default value: 0000 0201h

Table 185. xHCl Extended Capabilities Register (xHCl Extended Capabilities Base + 00h)

Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1

Table 186. USB Legacy Support Capability Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:25	RSVD	r	Reserved. Returns zeros when read.
24	HC_OS_SEMA	rw	HC OS Owned Semaphore.
23:17	RSVD	r	Reserved. Returns zeros when read.
16	HC_BIOS_SEMA	rw	HC BIOS Owned Semaphore.
15:8	NEXT_CAP	r	Next Capability Pointer. This field is 04h, indicating that the xHCl Supported Protocol Capability for USB 2.0 starts at offset 10h from the xHCl Extended Capabilities Base.
7:0	CAPABILITY_ID	r	Capability ID. This field is 01h, identifying this capability as a USB Legacy Support Capability.

7.5.3.6.2 USB Legacy Support Control/Status Register

This register is used by BIOS software to enable System Management Interrupts.

xHCI Extended Capabilities Base register offset: 04h

Register type: Read-Only, Read/Clear

Default value: 0000 0000h

Table 187. xHCl Extended Capabilities Register (xHCl Extended Capabilities Base + 04h)

Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 188. USB Legacy Support Control/Status Register Description

BIT	FIELD NAME	ACCESS	DESCRIPTION					
31	SMI_BAR	rc	SMI on BAR.					
30	SMI_PCI_COM	rc	SMI on PCI Command.					
29	SMI_OS_CHANGE	rc	SMI on OS Ownership Change.					
28:21	RSVD	r	Reserved. Returns zeros when read.					
20	SMI_HOST_SYS_ERR	r	SMI on Host System Error.					
19:17	RSVD	r	Reserved. Returns zeros when read.					
16	SMI_EVENT_INT	r	SMI on Event Interrupt.					
15	SMI_BAR_EN	rw	SMI on BAR Enable.					
14	SMI_PCI_COM_EN	rw	SMI on PCI Command Enable.					
13	SMI_OS_EN	rw	SMI on OS Ownership Enable.					
12:5	RSVD	r	Reserved. Returns zeros when read.					
4	SMI_HOST_SYS_ERR_EN	rw	SMI on Host System Error Enable.					
3:1	RSVD	r	Reserved. Returns zeros when read.					
0	USB_SMI_EN	rw	USB SMI Enable.					



7.5.3.6.3 xHCl Supported Protocol Capability Register (USB 2.0)

This register indicates that the Supported Protocol Capability is for USB 2.0.

xHCI Extended Capabilities Base register offset: 10h

Register type: Read-Only Default value: 0200 0402h

Table 189. xHCl Extended Capabilities Register (xHCl Extended Capabilities Base + 10h)

									•						- ,	
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	0

Table 190. xHCl Supported Protocol Capability Register (USB 2.0) Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:24	MAJOR_REV	r	Major Revision. This field is 02h, because this Supported Protocol Capability is for release 2.0 of the USB specification.
23:16	MINOR_REV	r	Minor Revision. This field is 00h, because this Supported Protocol Capability is for release 2.0 of the USB specification.
15:8	NEXT_CAP	r	Next Capability Pointer. This field is 04h, indicating that the xHCI Supported Protocol Capability for USB 3.0 starts at offset 20h from the xHCI Extended Capabilities Base.
7:0	CAPABILITY_ID	r	Capability ID. This field is 02h, identifying this capability as a Supported Protocol Capability.

7.5.3.6.4 xHCl Supported Protocol Name String Register (USB 2.0)

This read only register is set to 2042 5355h, indicating that the Supported Protocol Capability is for USB 2.0.

xHCI Extended Capabilities Base register offset: 14h

Register type: Read-Only Default value: 2042 5355h

Table 191. xHCI Extended Capabilities Register (xHCI Extended Capabilities Base + 14h)

						P			. (2	. =2110.		p			,	
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	1	0	0	0	0	0	0	1	0	0	0	0	1	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	1	0	1	0	0	1	1	0	1	0	1	0	1	0	1



7.5.3.6.5 xHCl Supported Protocol Port Register (USB 2.0)

This register indicates how many USB 2.0 ports are supported and what their port numbers are.

xHCI Extended Capabilities Base register offset: 18h

Register type: Read-Only Default value: 0001 0X01h

Table 192. xHCl Extended Capabilities Register (xHCl Extended Capabilities Base + 18h)

						•		•	•			•			,	
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	х	х	0	0	0	0	0	0	0	0	1

Table 193. xHCl Supported Protocol Capability Register (USB 2.0) Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:19	RSVD	r	Reserved. Returns zeros when read.
18	IHI	r	Integrated Hub Implemented. This field is 0 to indicate that the root hub to external port mapping adheres to the default mapping in the xHCl Specification.
17	HSO	r	High-speed Only. This field is 0 to indicate that the USB 2.0 ports are Low-, Full-, and High-speed capable.
16	L1C	r	L1 Capability. This field is 1 to indicate that the TUSB73X0 supports the USB 2.0 Link Power Management L1 state.
15:8	COMPATIBLE_PORT_CNT	r	Compatible Port Count. For the TUSB7340 , this field is 04h to indicate that four USB 2.0 ports are supported. For the TUSB7320, this field is 02h to indicate that two USB 2.0 ports are supported.
7:0	COMPATIBLE_PORT_OFF	r	Compatible Port Offset. This field is 01h to indicate that the first USB 2.0 port is port 1.



7.5.3.6.6 xHCl Supported Protocol Capability Register (USB 3.0)

This register indicates that the Supported Protocol Capability is for USB 3.0.

xHCI Extended Capabilities Base register offset:20h

Register type: Read-Only Default value: 0300 0002h

Table 194. xHCl Extended Capabilities Register (xHCl Extended Capabilities Base + 20h)

									•						- ,	
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 195. xHCl Supported Protocol Capability Register (USB 3.0) Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:24	MAJOR_REV	r	Major Revision. This field is 03h, because this Supported Protocol Capability is for release 3.0 of the USB specification.
23:16	MINOR_REV	r	Minor Revision. This field is 00h, because this Supported Protocol Capability is for release 3.0 of the USB specification.
15:8	NEXT_CAP	r	Next Capability Pointer. This field is 00h, indicating that this is the last capability.
7:0	CAPABILITY_ID	r	Capability ID. This field is 02h, identifying this capability as a Supported Protocol Capability.

7.5.3.6.7 xHCl Supported Protocol Name String Register (USB 3.0)

This read only register is set to 2042 5355h, indicating that the Supported Protocol Capability is for USB 3.0.

xHCI Extended Capabilities Base register offset:24h

Register type: Read-Only Default value: 2042 5355h

Table 196, xHCI Extended Capabilities Register (xHCI Extended Capabilities Base + 24h)

	ıα	DIC 130	J. XI IO	LALCI	iucu c	apabii	ilics iv	cgiste	טווגן ו	LALC	iaca c	apabi	iilics L	JUSC T		
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	1	0	0	0	0	0	0	1	0	0	0	0	1	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	1	0	1	0	0	1	1	0	1	0	1	0	1	0	1



7.5.3.6.8 xHCl Supported Protocol Port Register (USB 3.0)

This register indicates how many USB 3.0 ports are supported and what their port numbers are.

xHCI Extended Capabilities Base register offset:28h

Register type: Read-Only Default value: 0000 0X0Xh

Table 197. xHCI Extended Capabilities Register (xHCI Extended Capabilities Base + 28h)

						•		•	•			•			,	
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset State	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	х	х	0	0	0	0	0	0	х	х	1

Table 198. xHCl Supported Protocol Capability Register (USB 3.0) Description

BIT	FIELD NAME	ACCESS	DESCRIPTION
31:19	RSVD	r	Reserved. Returns zeros when read.
18	IHI	r	Integrated Hub Implemented. This field is 0 to indicate that the root hub to external port mapping adheres to the default mapping in the xHCl Specification.
17	HSO	r	High-speed Only. This field is not applicable to USB 3.0 and is 0.
16	L1C	r	L1 Capability. This field is not applicable to USB 3.0 and is 0.
15:8	COMPATIBLE_PORT_CNT	r	Compatible Port Count. For the TUSB7340, this field is 04h to indicate that four USB 3.0 ports are supported. For the TUSB7320, this field is 02h to indicate that two USB 3.0 ports are supported.
7:0	COMPATIBLE_PORT_OFF	r	Compatible Port Offset. For the TUSB7340 , this field is 05h to indicate that the first USB 3.0 port is port 5. For the TUSB7320, this field is 03h to indicate that the first USB 3.0 port is port 3.

7.5.4 MSI-X Memory Mapped Register Space

7.5.4.1 The MSI-X Table and PBA in Memory Mapped Register Space

The TUSB73X0 includes the MSI-X Table and PBA in memory mapped register space. These registers are accessible through the address programmed into the Base Address Register 2/3. See the PCI Express Power Management section for more information.

Table 199. MSI-X Table and PBA Register Map

REGISTER NAME	OFFSET
Entry 0 Message Address	0000h
Entry 0 Message Upper Address	0004h
Entry 0 Message Data	0008h
Entry 0 Vector Control	000Ch
Entry 1 Message Address	0010h
Entry 1 Message Upper Address	0014h
Entry 1 Message Data	0018h
Entry 1 Vector Control	001Ch
Entry 2 Message Address	0020h
Entry 2 Message Upper Address	0024h
Entry 2 Message Data	0028h



Table 199. MSI-X Table and PBA Register Map (continued)

REGISTER NAME	OFFSET
Entry 2 Vector Control	002Ch
Entry 3 Message Address	0030h
Entry 3 Message Upper Address	0034h
Entry 3 Message Data	0038h
Entry 3 Vector Control	003Ch
Entry 4 Message Address	0040h
Entry 4 Message Upper Address	0044h
Entry 4 Message Data	0048h
Entry 4 Vector Control	004Ch
Entry 5 Message Address	0050h
Entry 5 Message Upper Address	0054h
Entry 5 Message Data	0058h
Entry 5 Vector Control	005Ch
Entry 6 Message Address	0060h
Entry 6 Message Upper Address	0064h
Entry 6 Message Data	0068h
Entry 6 Vector Control	006Ch
Entry 7 Message Address	0070h
Entry 7 Message Upper Address	0074h
Entry 7 Message Data	0078h
Entry 7 Vector Control	007Ch
Reserved	0080h-0FFFh
Pending Bits 7 through 0	1000h
Reserved	1001h-1FFFh

Refer to the PCI Local Bus Specification, Revision 3.0 for descriptions of these registers.

7.5.5 The MSI-X Table and PBA in Memory Mapped Register Space

Table 200. MSI-X Table and PBA Register Map

REGISTER NAME	OFFSET				
Entry 0 Message Address	0000h				
Entry 0 Message Upper Address	0004h				
Entry 0 Message Data	0008h				
Entry 0 Vector Control	000Ch				
Entry 1 Message Address	0010h				
Entry 1 Message Upper Address	0014h				
Entry 1 Message Data	0018h				
Entry 1 Vector Control	001Ch				
Entry 2 Message Address	0020h				
Entry 2 Message Upper Address	0024h				
Entry 2 Message Data	0028h				
Entry 2 Vector Control	002Ch				
Entry 3 Message Address	0030h				
Entry 3 Message Upper Address	0034h				
Entry 3 Message Data	0038h				
Entry 3 Vector Control	003Ch				
Entry 4 Message Address	0040h				



Table 200. MSI-X Table and PBA Register Map (continued)

REGISTER NAME	OFFSET				
Entry 4 Message Upper Address	0044h				
Entry 4 Message Data	0048h				
Entry 4 Vector Control	004Ch				
Entry 5 Message Address	0050h				
Entry 5 Message Upper Address	0054h				
Entry 5 Message Data	0058h				
Entry 5 Vector Control	005Ch				
Entry 6 Message Address	0060h				
Entry 6 Message Upper Address	0064h				
Entry 6 Message Data	0068h				
Entry 6 Vector Control	006Ch				
Entry 7 Message Address	0070h				
Entry 7 Message Upper Address	0074h				
Entry 7 Message Data	0078h				
Entry 7 Vector Control	007Ch				
Reserved	0080h-0FFFh				
Pending Bits 7 through 0	1000h				
Reserved	1001h-1FFFh				

Refer to the PCI Local Bus Specification, Revision 3.0 for descriptions of these registers.

Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TUSB7340EVM board is a free-standing reference design for a four-port PCIe-based SuperSpeed USB (USB 3.0) Extensible Host Controller (xHCI). It is used to evaluate system compatibility. A Microsoft WHQL certified xHCI compliant driver stack is provided as well. The TUSB7340 is fully backwards compatible to USB 2.0 supporting USB peripherals and hubs that support all data transfer speeds: USB 2.0 Low-speed (1.5Mbps), USB 2.0 Full-speed (12 Mbps), USB 2.0 High-speed (480 Mbps) as well as SuperSpeed USB (5 Gbps). A SuperSpeed peripheral is required to evaluate SuperSpeed data transfer.

8.1.1 Features

- HCI compliant driver stack
- Support for all USB data transfer rates
 - Full- and low-speed support
 - High-speed support
 - SuperSpeed support
- Robust device class support
- UASP support for mass storage devices
- Available for Windows XP, Windows Vista[™], and Windows 7
 - Both 32-bit and 64-bit
- Linux[®] support available from open Source Community



8.2 Typical Application




Figure 8. TUSB7320 DEMO EVM REVB

Figure 9. TUSB7340 DEMO EVM REVB

8.2.1 Design Requirements

Table 201. Design Parameters

PARAMETERS	VALUES
Input voltage range	1.1 V to 3.3 V
Output voltage	5 V
Output current rating	484 MHz

8.2.2 Detailed Design Procedure

8.2.2.1 Upstream Implementation

The upstream port of the TUSB7320 is connected to a PCIe x1 Gen 2 interface. As we are using a 48-Mhz external crystal, an external 2-M Ω feedback resistor is required between XI and XO.

Submit Documentation Feedback






Figure 10. Reference Design 1

Copyright © 2011–2015, Texas Instruments Incorporated

Submit Documentation Feedback

TEXAS INSTRUMENTS

8.2.2.2 Downstream Ports Implementation

The downstream ports of the TUSB7320 is connected to a USB3 Type A connector.




Figure 11. Reference Design 2

Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated



8.2.2.3 PCI Express Connector

The PERp and PERn signals must be attached to the coupling capacitor (0.1 µF).




Figure 12. Reference Design 3

Copyright © 2011–2015, Texas Instruments Incorporated

Submit Documentation Feedback



8.2.2.4 1.1-V Regulator

To use only one power source, a 1.1-V regulator must be used.

1.1V REGULATOR




Figure 13. Reference Design 4

R33 R35 OUTPUT 1.13K 4.53K 1.0V 1.37K 4.42K 1.05V 1.87K 4.99K 1.1V (DEFAULT) 2.49K 4.99K 1.2V

Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated




8.2.2.5 5-V VBUS Options

There are two options that can be implemented to generate the 5-V source; the first one is using a 5-V regulator, and the second one is using the IDE power connector.

5V VBUS OPTIONS

OPTION 1: 5V REGULATOR

OPTION 2: 5V FROM IDE CONNECTOR






Figure 14. Reference Design 5


Copyright © 2011-2015, Texas Instruments Incorporated

Submit Documentation Feedback

101




8.2.3 Application Curves



Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated





Submit Documentation Feedback



9 Power Supply Recommendations

9.1 Power-Up and Power-Down Sequencing

The host controller contains both 1.1-V and 3.3-V power terminals. The following power-up and power-down sequences describe how power is applied to these terminals.

In addition, the host controller has three resets: PERST#, GRST#, and an internal power- on reset. These resets are fully described in the next section. The following power-up and power-down sequences describe how PERST# is applied to the host controller.

The application of the PCI Express reference clock (PCIE_REFCLK) is important to the power-up/-down sequence and is included in the following power-up and power-down descriptions.

9.1.1 Power-Up Sequence

- 1. Assert PERST# to the device.
- 2. Apply 1.1-V and 3.3-V voltages.
- 3. GRST# must remain asserted until both the 1.1-V and 3.3-V voltages have reached the minimum recommended operating voltage, see *Recommended Operating Conditions*. If a 24 MHz or 48 MHz reference clock is used instead of a crystal, GRST# must remain asserted until the 24 MHz or 48 MHz clock is stable.
- 4. Apply a stable PCI Express reference clock.
- 5. To meet PCI Express specification requirements, PERST cannot be deasserted until the following two delay requirements are satisfied:

Wait a minimum of 100 µs after applying a stable PCI Express reference clock. The 100-µs limit satisfies the requirement for stable device clocks by the de-assertion of PERST.

Wait a minimum of 100 ms after applying power. The 100-ms limit satisfies the requirement for stable power by the de-assertion of PERST.

See the power-up sequencing diagram in Figure 23.




Figure 23. Power-Up Sequence

Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated



Power-Up and Power-Down Sequencing (continued)

9.1.2 Power-Down Sequence

- 1. Assert PERST# to the device.
- 2. Remove the reference clock.
- 3. Remove the 3.3-V and 1.1-V voltages

See the power power-down sequencing diagram in Figure 24. If the VDD33_AUX terminal is to remain powered after a system shutdown, then the host controller power-down sequence is exactly the same as shown in Figure 24.




Figure 24. Power-Down Sequence

9.2 PCI Express Power Management

The TUSB73X0 includes the MSI-X Table and PBA in memory mapped register space (see Table 199). These registers are accessible through the address programmed into the Base Address Register 2/3.



10 Layout

10.1 Layout Guidelines

10.1.1 High-Speed Differential Routing

The high-speed differential pair (USB_DM and USB_DP) is connected to a type A USB connecter. The differential pair traces should be routed with 90 Ω ±15% differential impedance. The high-speed signal pair should be trace length matched. Max trace length mismatch between high speed USB signal pairs should be no greater than 150 mils. Keep total trace length to a minimum, if routing longer than six inches contact TI to address signal integrity concerns. Route differential traces first.

Route the differential pairs on the top or bottom layers with the minimum amount of vias possible. No termination or coupling caps are required. If a common mode choke is required then place the choke as close as possible to the USB connector signal pins. Likewise ESD clamps should also be placed as close as possible to the USB connector signal pins (closer than the choke).

For more detailed information, you may also see the *USB 2.0 Board Design and Layout Guidelines* (SPRAAR7) which describes general PCB design and layout guidelines for the USB 2.0 differential pair (DP/DM).

10.1.2 SuperSpeed Differential Routing

SuperSpeed consists of two differential routing pairs, a transmit pair (USB_SSTXM and USB_SSTXP) and a receive pair (USB_SSRXM and USB_SSRXP). Each differential pair traces should be routed with 90 Ω ±15% differential impedance. The high-speed signal pair should be trace length matched. Maximum trace length mismatch between SuperSpeed USB signal pairs should be no greater than 5 mils. The total length for each differential pair can be no longer than six inches, this is based on the SS USB compliance channel spec, and should be avoided if at all possible. TI recommends that the SS diff pairs be as short as possible.

The transmit differential pair does not have to be the same length as the receive differential pair. Keep total trace length to a minimum. Route differential traces first. Route the differential pairs on the top or bottom layers with the minimum amount of vias possible. The transmitter differential pair requires 0.1-µF coupling capacitors for proper operation. The package/case size of these capacitors should be no bigger than 0402. C-packs are not allowed. The capacitors should be placed symmetrically as close as possible to the USB connector signal pins.

If a common mode choke is required, then place the choke as close as possible to the USB connector signal pins (closer than the transmitter capacitors). Likewise, ESD clamps should also be placed as close as possible to the USB connector signal pins (closer than the choke and transmitter capacitors).

It is permissible to swap the plus and minus on either or both of the SuperSpeed differential pairs. This may be necessary to prevent the differential traces from crossing over one another. However it is not permissible to swap the transmitter differential pair with the receive differential pair.

TI recommends to use a 2010 pad for the inside pins provided no pad is used for adjacent pins. Instead use a pad on one of the inside pins then for the next pad route the trace between the outer pins to a via.

To minimize cross-talk on the SS USB differential signal pair, it is recommended that the spacing between the TX and RX signal pairs for each interface be five times the width of the trace (5-W rule). For instance, if the SS USB TX differential pair trace width is 5 mils, then there should be 25 mils of space between the TX and RX differential pairs. If this 5-W rule cannot be implemented, then the space between the TX and RX differential pairs should be maximized as much as possible and ground-fill should be placed between the two. In this case, it is better to route each differential pair on opposite sides of the board with a ground plane between them.



10.2 Layout Example




Figure 25. USB3 and USB2 Signals from the USB Connector to the Device




Figure 26. Length Matching



11 Device and Documentation Support

11.1 Device Support

11.1.1 Device Nomenclature

Throughout this data manual, several conventions are used to convey information. These conventions are listed below:

- 1. To identify a binary number or field, a lower case b follows the numbers. For example: 000b is a 3-bit binary field.
- 2. To identify a hexadecimal number or field, a lower case h follows the numbers. For example: 8AFh is a 12-bit hexadecimal field.
- 3. All other numbers that appear in this document that do not have either a b or h following the number are assumed to be decimal format.
- 4. If the signal or terminal name has a bar above the name (for example, GRST), then this indicates the logical NOT function. When asserted, this signal is a logic low, 0, or 0b.
- 5. Differential signal names end with P, N, +, or designators. The P or + designators signify the positive signal associated with the differential pair. The N or designators signify the negative signal associated with the differential pair.
- 6. RSVD indicates that the referenced item is reserved.
- 7. In through , the configuration space for the host controller is defined. For each register bit, the software access method is identified in an access column. The legend for this access column includes the following entries:
 - r read access by software
 - u updates by the host controller internal hardware
 - w write access by software
 - c clear an asserted bit with a write-back of 1b by software. Write of zero to the field has no effect
 - s the field may be set by a write of one. Write of zero to the field has no effect
 - na not accessible or not applicable

11.2 Documentation Support

11.2.1 Related Documentation

11.2.1.1 Related Documents

- Universal Serial Bus 2.0 Specification
- Universal Serial Bus 3.0 Specification
- eXtensible Host Controller Interface for Universal Serial Bus (xHCl), Revision 0.96
- PCI Express Base Specification, Revision 2.1
- PCI Express Card Electromechanical Specification, Revision 2.0
- ExpressCard Standard, Release 2.0
- PCI Express Mini Card Electromechanical Specification, Revision 1.2
- PCI Bus Power Management Interface Specification, Revision 1.2
- PCI Local Bus Specification, Revision 3.0
- Guidelines for 64-Bit Global Identifier (EUI-64) Registration Authroity



11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 202. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TUSB7320	Click here	Click here	Click here	Click here	Click here
TUSB7340	Click here	Click here	Click here	Click here	Click here

11.5 Trademarks

E2E is a trademark of Texas Instruments.

Linux is a registered trademark of Linus Torvalds.

Vista is a trademark of Microsoft.

All other trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





28-Aug-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing		Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
TUSB7320IRKMR	ACTIVE	WQFN-MR	RKM	100	3000	Green (RoHS & no Sb/Br)	(6) CU NIPDAU	(3) Level-3-260C-168 HR	-40 to 85	(4/5) TUSB7320I RKM	Samples
TUSB7320IRKMT	ACTIVE	WQFN-MR	RKM	100	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	TUSB7320I RKM	Samples
TUSB7320RKMR	NRND	WQFN-MR	RKM	100	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	0 to 70	TUSB7320 RKM	
TUSB7320RKMT	NRND	WQFN-MR	RKM	100	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	0 to 70	TUSB7320 RKM	
TUSB7340IRKMR	ACTIVE	WQFN-MR	RKM	100	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	TUSB7340I RKM	Samples
TUSB7340IRKMT	ACTIVE	WQFN-MR	RKM	100	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	TUSB7340I RKM	Samples
TUSB7340RKMR	NRND	WQFN-MR	RKM	100	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	0 to 70	TUSB7340 RKM	
TUSB7340RKMT	NRND	WQFN-MR	RKM	100	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	0 to 70	TUSB7340 RKM	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

28-Aug-2014

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Apr-2015

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity AO

	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TUSB7320IRKMR	WQFN- MR	RKM	100	3000	330.0	16.4	9.3	9.3	1.1	12.0	16.0	Q2
TUSB7320IRKMT	WQFN- MR	RKM	100	250	180.0	16.4	9.3	9.3	1.1	12.0	16.0	Q2
TUSB7320RKMR	WQFN- MR	RKM	100	3000	330.0	16.4	9.3	9.3	1.1	12.0	16.0	Q2
TUSB7320RKMT	WQFN- MR	RKM	100	250	180.0	16.4	9.3	9.3	1.1	12.0	16.0	Q2
TUSB7340IRKMR	WQFN- MR	RKM	100	3000	330.0	16.4	9.3	9.3	1.1	12.0	16.0	Q2
TUSB7340IRKMT	WQFN- MR	RKM	100	250	180.0	16.4	9.3	9.3	1.1	12.0	16.0	Q2
TUSB7340RKMR	WQFN- MR	RKM	100	3000	330.0	16.4	9.3	9.3	1.1	12.0	16.0	Q2
TUSB7340RKMT	WQFN- MR	RKM	100	250	180.0	16.4	9.3	9.3	1.1	12.0	16.0	Q2

www.ti.com 11-Apr-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TUSB7320IRKMR	WQFN-MR	RKM	100	3000	367.0	367.0	38.0
TUSB7320IRKMT	WQFN-MR	RKM	100	250	210.0	185.0	35.0
TUSB7320RKMR	WQFN-MR	RKM	100	3000	367.0	367.0	38.0
TUSB7320RKMT	WQFN-MR	RKM	100	250	210.0	185.0	35.0
TUSB7340IRKMR	WQFN-MR	RKM	100	3000	367.0	367.0	38.0
TUSB7340IRKMT	WQFN-MR	RKM	100	250	210.0	185.0	35.0
TUSB7340RKMR	WQFN-MR	RKM	100	3000	367.0	367.0	38.0
TUSB7340RKMT	WQFN-MR	RKM	100	250	210.0	185.0	35.0

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity www.ti.com/wirelessconnectivity