- Controlled Baseline
- One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product Change Notification
- Qualification Pedigree $\dagger$
- 10-Bit Resolution A/D Converter
- 11 Analog Input Channels
- Three Built-In Self-Test Modes
- Inherent Sample-and-Hold Function
- Total Unadjusted Error . . $\pm 1$ LSB Max
- On-Chip System Clock
- End-of-Conversion (EOC) Output
- Terminal Compatible With TLC542
- CMOS Technology


## description

The TLC1542-EP and TLC1543-EP are CMOS 10-bit switched-capacitor successive-approximation analog-to-digital converters. These devices have three inputs, a 3-state output chip select ( $\overline{\mathrm{CS}})$, input/output clock (I/O CLOCK), address input (ADDRESS), and data output (DATA OUT)] that provide a direct 4-wire interface to the serial port of a host processor. The TLC1542-EP and TLC1543-EP allow high-speed data transfers from the host.
In addition to a high-speed A/D converter and versatile control capability, the TLC1542-EP and TLC1543-EP have an on-chip 14-channel multiplexer that can select any one of 11 analog inputs or any one of three internal self-test voltages. The sample-and-hold function is automatic. At the end of the A/D conversion, the end-of-conversion (EOC) output goes high to indicate that conversion is complete. The converter incorporated in the TLC1542-EP and TLC1543-EP features differential high-impedance reference inputs that facilitate ratiometric conversion, scaling, and isolation of analog circuitry from logic and supply noise. A switched-capacitor design allows low-error conversion over the full operating free-air temperature range.

[^0]| AVAILABLE OPTIONS |  |
| :---: | :---: |
| $\mathbf{T}_{\mathbf{A}}$ | PACKAGE |
|  | SMALL OUTLINE <br> (DW) |
|  | TLC1542QDWREP $\dagger$ |
|  | TLC1543QDWREP |

$\dagger$ This part number is in the product preview stage of development.
functional block diagram

typical equivalent inputs

| INPUT CIRCUIT IMPEDANCE DURING SAMPLING MODE $1 \mathrm{k} \Omega$ TYP <br> $\mathrm{C}_{\mathrm{i}}=60 \mathrm{pF}$ TYP (equivalent input capacitance) | INPUT CIRCUIT IMPEDANCE DURING HOLD MODE |
| :---: | :---: |

## Terminal Functions

| TERMINAL |  | I/O |  |
| :--- | :---: | :---: | :--- |
| NAME | NO. | DESCRIPTION |  |

## detailed description

With chip select ( $\overline{\mathrm{CS}}$ ) inactive (high), the ADDRESS and I/O CLOCK inputs are initially disabled and DATA OUT is in the high-impedance state. When the serial interface takes $\overline{\mathrm{CS}}$ active (low), the conversion sequence begins with the enabling of I/O CLOCK and ADDRESS and the removal of DATA OUT from the high-impedance state. The serial interface then provides the 4-bit channel address to ADDRESS and the I/O CLOCK sequence to I/O CLOCK. During this transfer, the serial interface also receives the previous conversion result from DATA OUT. I/O CLOCK receives an input sequence that is between 10 and 16 clocks long from the host serial interface. The first four I/O clocks load the address register with the 4-bit address on ADDRESS, selecting the desired analog channel, and the next six clocks providing the control timing for sampling the analog input.

## TLC1542-EP, TLC1543-EP 10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS <br> SGLS152A - JANUARY 2004 - REVISED FEBRUARY 2006

## detailed description (continued)

There are six basic serial-interface timing modes that can be used with the device. These modes are determined by the speed of I/O CLOCK and the operation of $\overline{C S}$ as shown in Table 1. These modes are:

- A fast mode with a 10 -clock transfer and $\overline{\mathrm{CS}}$ inactive (high) between conversion cycles,
- A fast mode with a 10 -clock transfer and $\overline{\mathrm{CS}}$ active (low) continuously,
- A fast mode with an 11- to 16 -clock transfer and $\overline{\mathrm{CS}}$ inactive (high) between conversion cycles,
- A fast mode with a 16-clock transfer and $\overline{\mathrm{CS}}$ active (low) continuously,
- A slow mode with an 11- to 16-clock transfer and $\overline{\mathrm{CS}}$ inactive (high) between conversion cycles, and
- A slow mode with a 16 -clock transfer and $\overline{C S}$ active (low) continuously.

The MSB of the previous conversion appears at DATA OUT on the falling edge of $\overline{C S}$ in mode 1, mode 3, and mode 5, on the rising edge of EOC in mode 2 and mode 4, and following the sixteenth clock falling edge in mode 6. The remaining nine bits are shifted out on the next nine falling edges of I/O CLOCK. Ten bits of data are transmitted to the host-serial interface through DATA OUT. The number of serial clock pulses used also depends on the mode of operation, but a minimum of 10 clock pulses is required for the conversion to begin. On the tenth clock falling edge, the EOC output goes low and returns to the high logic level when the conversion is complete and the result can be read by the host. Also, on the tenth clock falling edge, the internal logic takes DATA OUT Iow, to ensure that the remaining bit values are zero when the I/O CLOCK transfer is more than 10 clocks long.
Table 1 lists the operational modes with respect to the state of $\overline{C S}$, the number of I/O serial transfer clocks that can be used, and the timing edge on which the MSB of the previous conversion appears at the output.

Table 1. Mode Operation

| MODES |  | $\overline{\text { CS }}$ | NO. OF <br> I/O CLOCKS | MSB AT DATA OUT $\dagger$ | TIMING <br> DIAGRAM |
| :--- | :--- | :--- | :---: | :--- | :---: |
| Fast Modes | Mode 1 | High between conversion cycles | 10 |  | Figure 9 |
|  | Mode 2 | Low continuously | 10 | EOC rising edge | Figure 10 |
|  | Mode 3 | High between conversion cycles | 11 to $16 \ddagger$ | $\overline{\mathrm{CS}}$ falling edge | Figure 11 |
|  | Mode 4 | Low continuously | $16 \ddagger$ | EOC rising edge | Figure 12 |
| Slow Modes | Mode 5 | High between conversion cycles | 11 to $16 \ddagger$ | $\overline{\mathrm{CS}}$ falling edge | Figure 13 |
|  | Mode 6 | Low continuously | $16 \ddagger$ | 16th clock falling edge | Figure 14 |

$\dagger$ These edges also initiate serial-interface communication.
$\ddagger$ No more than 16 clocks should be used.

## fast modes

The device is in a fast mode when the serial I/O CLOCK data transfer is completed before the conversion is completed. With a 10 -clock serial transfer, the device can only run in a fast mode since a conversion does not begin until the falling edge of the tenth I/O CLOCK.

## mode 1: fast mode, $\overline{C S}$ inactive (high) between conversion cycles, 10-clock transfer

In this mode, $\overline{C S}$ is inactive (high) between serial I/O CLOCK transfers and each transfer is 10 clocks long. The falling edge of $\overline{C S}$ begins the sequence by removing DATA OUT from the high-impedance state. The rising edge of $\overline{C S}$ ends the sequence by returning DATA OUT to the high-impedance state within the specified delay time. Also, the rising edge of $\overline{C S}$ disables the I/O CLOCK and ADDRESS terminals within a setup time plus two falling edges of the internal system clock.

## mode 2: fast mode, $\overline{C S}$ active (Iow) continuously, 10-clock transfer

In this mode, $\overline{\mathrm{CS}}$ is active (low) between serial I/O CLOCK transfers and each transfer is 10 clocks long. After the initial conversion cycle, $\overline{C S}$ is held active (low) for subsequent conversions; the rising edge of EOC then begins each sequence by removing DATA OUT from the low logic level, allowing the MSB of the previous conversion to appear immediately on this output.

## mode 3: fast mode, $\overline{C S}$ inactive (high) between conversion cycles, 11- to 16-clock transfer

In this mode, $\overline{\mathrm{CS}}$ is inactive (high) between serial I/O CLOCK transfers, and each transfer can be 11 to 16 clocks long. The falling edge of $\overline{C S}$ begins the sequence by removing DATA OUT from the high-impedance state. The rising edge of $\overline{C S}$ ends the sequence by returning DATA OUT to the high-impedance state within the specified delay time. Also, the rising edge of $\overline{C S}$ disables the I/O CLOCK and ADDRESS terminals within a setup time plus two falling edges of the internal system clock.

## mode 4: fast mode, $\overline{C S}$ active (low) continuously, 16-clock transfer

In this mode, $\overline{\mathrm{CS}}$ is active (low) between serial I/O CLOCK transfers and each transfer must be exactly 16 clocks long. After the initial conversion cycle, $\overline{\mathrm{CS}}$ is held active (low) for subsequent conversions; the rising edge of EOC then begins each sequence by removing DATA OUT from the low logic level, allowing the MSB of the previous conversion to appear immediately on this output.

## slow modes

In a slow mode, the conversion is completed before the serial I/O CLOCK data transfer is completed. A slow mode requires a minimum 11-clock transfer into I/O CLOCK and the rising edge of the eleventh clock must occur before the conversion period is complete; otherwise, the device loses synchronization with the host-serial interface and $\overline{\mathrm{CS}}$ has to be toggled to initialize the system. The eleventh rising edge of the I/O CLOCK must occur within $9.5 \mu \mathrm{~s}$ after the tenth I/O clock falling edge.
mode 5: slow mode, $\overline{C S}$ inactive (high) between conversion cycles, 11- to 16-clock transfer
In this mode, $\overline{\mathrm{CS}}$ is inactive (high) between serial I/O CLOCK transfers and each transfer can be 11 to 16 clocks long. The falling edge of $\overline{C S}$ begins the sequence by removing DATA OUT from the high-impedance state. The rising edge of $\overline{C S}$ ends the sequence by returning DATA OUT to the high-impedance state within the specified delay time. Also, the rising edge of $\overline{C S}$ disables the I/O CLOCK and ADDRESS terminals within a setup time plus two falling edges of the internal system clock.
mode 6: slow mode, $\overline{C S}$ active (low) continuously, 16-clock transfer
In this mode, $\overline{\mathrm{CS}}$ is active (low) between serial I/O CLOCK transfers and each transfer must be exactly 16 clocks long. After the initial conversion cycle, $\overline{\mathrm{CS}}$ is held active (low) for subsequent conversions. The falling edge of the sixteenth I/O CLOCK then begins each sequence by removing DATA OUT from the low state, allowing the MSB of the previous conversion to appear immediately at DATA OUT. The device is then ready for the next 16 -clock transfer initiated by the serial interface.

## address bits

The 4-bit analog channel-select address for the next conversion cycle is presented to the ADDRESS terminal (MSB first) and is clocked into the address register on the first four leading edges of I/O CLOCK. This address selects one of 14 inputs ( 11 analog inputs or three internal test inputs).

## analog inputs and test modes

The 11 analog inputs and the three internal test inputs are selected by the 14-channel multiplexer according to the input address as shown in Tables 2 and 3. The input multiplexer is a break-before-make type to reduce input-to-input noise injection resulting from channel switching.
Sampling of the analog input starts on the falling edge of the fourth I/O CLOCK, and sampling continues for six I/O CLOCK periods. The sample is held on the falling edge of the tenth I/O CLOCK. The three test inputs are applied to the multiplexer, sampled, and converted in the same manner as the external analog inputs.

# TLC1542-EP, TLC1543-EP <br> 10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH <br> SERIAL CONTROL AND 11 ANALOG INPUTS <br> SGLS152A - JANUARY 2004 - REVISED FEBRUARY 2006 

analog inputs and test modes (continued)
Table 2. Analog-Channel-Select Address

| ANALOG INPUT <br> SELECTED | VALUE SHIFTED INTO <br>  <br>  <br> ADINARY |  |
| :---: | :---: | :---: |
|  | 0000 | 0 |
| A1 | 0001 | 1 |
| A2 | 0010 | 2 |
| A3 | 0011 | 3 |
| A4 | 0100 | 4 |
| A5 | 0101 | 5 |
| A6 | 0110 | 6 |
| A7 | 0111 | 7 |
| A8 | 1000 | 8 |
| A9 | 1001 | 9 |
| A10 | 1010 | A |

Table 3. Test-Mode-Select Address

| INTERNAL SELF-TEST VOLTAGE SELECTED $\dagger$ | VALUE SHIFTED INTO ADDRESS INPUT |  | OUTPUT RESULT (HEX) $\ddagger$ |
| :---: | :---: | :---: | :---: |
|  | BINARY | HEX |  |
| $\frac{V_{\text {ref+ }}-\mathrm{V}_{\text {ref- }}}{2}$ | 1011 | B | 200 |
| $\mathrm{V}_{\text {ref- }}$ | 1100 | C | 000 |
| $\mathrm{V}_{\text {ref+ }}$ | 1101 | D | 3FF |

$\dagger \mathrm{V}_{\text {ref+ }}$ is the voltage applied to the REF+ input, and $\mathrm{V}_{\text {ref- }}$ is the voltage applied to the REFinput.
$\ddagger$ The output results shown are the ideal values and vary with the reference stability and with internal offsets.

## converter and analog input

The CMOS threshold detector in the successive-approximation conversion system determines each bit by examining the charge on a series of binary-weighted capacitors (see Figure 1). In the first phase of the conversion process, the analog input is sampled by closing the $\mathrm{S}_{\mathrm{C}}$ switch and all $\mathrm{S}_{\mathrm{T}}$ switches simultaneously. This action charges all the capacitors to the input voltage.

In the next phase of the conversion process, all $\mathrm{S}_{\mathrm{T}}$ and $\mathrm{S}_{\mathrm{C}}$ switches are opened and the threshold detector begins identifying bits by identifying the charge (voltage) on each capacitor relative to the reference (REF-) voltage. In the switching sequence, 10 capacitors are examined separately until all 10 bits are identified and then the charge-convert sequence is repeated. In the first step of the conversion phase, the threshold detector looks at the first capacitor (weight = 512). Node 512 of this capacitor is switched to the REF+ voltage, and the equivalent nodes of all the other capacitors on the ladder are switched to REF-. If the voltage at the summing node is greater than the trip point of the threshold detector (approximately one-half $\mathrm{V}_{\mathrm{CC}}$ ), a 0 bit is placed in the output register and the 512 -weight capacitor is switched to REF-. If the voltage at the summing node is less than the trip point of the threshold detector, a 1 bit is placed in the register and the 512-weight capacitor remains connected to REF+ through the remainder of the successive-approximation process. The process is repeated for the 256 -weight capacitor, the 128 -weight capacitor, and so forth down the line until all bits are counted.

## converter and analog input (continued)

With each step of the successive-approximation process, the initial charge is redistributed among the capacitors. The conversion process relies on charge redistribution to count and weigh the bits from MSB to LSB.


Figure 1. Simplified Model of the Successive-Approximation System

## chip-select operation

The trailing edge of $\overline{\mathrm{CS}}$ starts all modes of operation and can abort a conversion sequence in any mode. A high-to-low transition on $\overline{C S}$ within the specified time during an ongoing cycle aborts the cycle and the device returns to the initial state (the contents of the output data register remain at the previous conversion result). Exercise care to prevent $\overline{\mathrm{CS}}$ from being taken low close to the completion of the conversion, because the output data can be corrupted.
reference voltage inputs
There are two reference inputs used with the device: REF + and REF-. These voltage values establish the upper and lower limits of the analog input to produce a full-scale and zero reading respectively. The values of REF+, REF-, and the analog input should not exceed the positive supply or be lower than GND consistent with the specified absolute maximum ratings. The digital output is at full scale when the input signal is equal to or higher than REF+ and at zero when the input signal is equal to or lower than REF-.

## TLC1542-EP, TLC1543-EP <br> 10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH <br> SERIAL CONTROL AND 11 ANALOG INPUTS <br> SGLS152A - JANUARY 2004 - REVISED FEBRUARY 2006

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ (see Note 1) | -0.5 V to 6 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{1}$ | -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ |
| Output voltage range, $\mathrm{V}_{\mathrm{O}}$ | -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ |
| Positive reference voltage, $\mathrm{V}_{\text {ref+ }}$ | $\mathrm{V}_{\mathrm{CC}}+0.1 \mathrm{~V}$ |
| Negative reference voltage, $\mathrm{V}_{\text {ref }}$ | -0.1 V |
| Peak input current (any input) | $\pm 20 \mathrm{~mA}$ |
| Peak total input current (all inputs) | $\pm 30 \mathrm{~mA}$ |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| Storage temperature range, $\mathrm{T}_{\text {stg }}$ | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
|  | $260^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to digital ground with REF - and GND wired together (unless otherwise noted).
recommended operating conditions

|  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ |  | 4.5 | 5 | 5.5 | V |
| Positive reference voltage, $\mathrm{V}_{\text {ref }+}$ (see Note 2) |  |  | $\mathrm{V}_{\mathrm{CC}}$ |  | V |
| Negative reference voltage, $\mathrm{V}_{\text {ref }}$ - (see Note 2) |  |  | 0 |  | V |
| Differential reference voltage, $\mathrm{V}_{\text {ref }+}-\mathrm{V}_{\text {ref }-}$ (see Note 2) |  | 2.5 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}+0.2$ | V |
| Analog input voltage (see Note 2) |  | 0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| High-level control input voltage, $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | 2 |  |  | V |
| Low-level control input voltage, $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  |  | 0.8 | V |
| Setup time, address bits at data input before I/O CLOCK $\uparrow$, $\mathrm{t}_{\text {su }}(\mathrm{A})$ (see Figure 4) |  | 100 |  |  | ns |
| Hold time, address bits after I/O CLOCK $\uparrow$, th(A) (see Figure 4) |  | 0 |  |  | ns |
| Hold time, $\overline{\mathrm{CS}}$ low after last I/O CLOCK $\downarrow$, $\mathrm{th}^{\text {(CS) }}$ (see Figure 5) |  | 0 |  |  | ns |
| Setup time, $\overline{\mathrm{CS}}$ low before clocking in first address bit, $\mathrm{t}_{\text {su(CS }}$ ) (see Note 3 and Figure 5) |  | 1.425 |  |  | $\mu \mathrm{s}$ |
| Clock frequency at I/O CLOCK (see Note 4) |  | 0 |  | 2.1 | MHz |
| Pulse duration, I/O CLOCK high, $\mathrm{t}_{\mathrm{w}} \mathrm{H}(\mathrm{I} / \mathrm{O})$ |  | 190 |  |  | ns |
| Pulse duration, I/O CLOCK low, $\mathrm{t}_{\mathrm{wL}}$ (I/O) |  | 190 |  |  | ns |
| Transition time, I/O CLOCK, $\mathrm{tt}_{(1 / \mathrm{O})}$ (see Note 5 and Figure 6) |  |  |  | 1 | $\mu \mathrm{s}$ |
| Transition time, ADDRESS and $\overline{\mathrm{CS}}, \mathrm{t}_{\mathrm{t}}(\mathrm{CS})$ |  |  |  | 10 | $\mu \mathrm{s}$ |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | TLC1542-EP, TLC1543-EP | -40 |  | 125 | ${ }^{\circ} \mathrm{C}$ |

NOTES: 2. Analog input voltages greater than that applied to REF+ convert as all ones (1111111111), while input voltages less than that applied to REF- convert as all zeros (0000000000). The device is functional with reference voltages down to $1 \mathrm{~V}\left(\mathrm{~V}_{\text {ref }}+\mathrm{V}_{\text {ref }}\right)$; however, the electrical specifications are no longer applicable.
3. To minimize errors caused by noise at $\overline{C S}$, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS $\downarrow$ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum $\overline{\mathrm{CS}}$ setup time has elapsed.
4. For 11 - to 16 -bit transfers, after the tenth I/O CLOCK falling edge ( $\leq 2 \mathrm{~V}$ ) at least $1 \mathrm{I} / \mathrm{O}$ CLOCK rising edge ( $\geq 2 \mathrm{~V}$ ) must occur within $9.5 \mu \mathrm{~s}$.
5. This is the time required for the clock input signal to fall from $\mathrm{V}_{\text {IH }}$ min to $\mathrm{V}_{\text {IL }}$ max or to rise from $\mathrm{V}_{\text {IL }}$ max to $\mathrm{V}_{\text {IH }}$ min. In the vicinity of normal room temperature, the devices function with input clock transition time as slow as $1 \mu$ s for remote data-acquisition applications where the sensor and the A/D converter are placed several feet away from the controlling microprocessor.
electrical characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\text {ref }+}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{I} / \mathrm{O}$ CLOCK frequency $=2.1 \mathrm{MHz}$ (unless otherwise noted)

| PARAMETER |  |  | TEST CONDITIONS |  | MIN | TYP† | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOH}^{\prime}=-1.6 \mathrm{~mA}$ | 2.4 |  |  | V |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V , | $\mathrm{IOH}=-20 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  |  |  |
| VOL | Low-level output voltage |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=1.6 \mathrm{~mA}$ |  |  | 0.4 | V |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V , | $\mathrm{IOL}=20 \mu \mathrm{~A}$ |  |  | 0.1 |  |
| Ioz | Off-state (high-impedance state) output current |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$, | $\overline{\mathrm{CS}}$ at $\mathrm{V}_{\text {CC }}$ |  |  | 10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=0$, | $\overline{\mathrm{CS}}$ at $\mathrm{V}_{\mathrm{CC}}$ |  |  | -10 |  |
| IIH | High-level input current |  | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 0.005 | 2.5 | $\mu \mathrm{A}$ |
| IIL | Low-level input current |  | $\mathrm{V}_{\mathrm{I}}=0$ |  |  | -0.005 | -2.5 | $\mu \mathrm{A}$ |
| ICC | Operating supply current |  | $\overline{\mathrm{CS}}$ at 0 V |  |  | 0.8 | 2.5 | mA |
|  | Selected channel leakage current TLC1542-EP/ TLC1543-EP |  | Selected channel at $\mathrm{V}_{\mathrm{CC}}$, | Unselected channel at 0 V |  |  | 1 | $\mu \mathrm{A}$ |
|  |  |  | Selected channel at 0 V , | Unselected channel at $\mathrm{V}_{\mathrm{CC}}$ |  |  | -1 |  |
|  | Maximum static analog reference current into REF + |  | $\mathrm{V}_{\text {ref }+}=\mathrm{V}_{\mathrm{CC}}$, | $\mathrm{V}_{\text {ref }-}=\mathrm{GND}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{Ci}_{i}$ | Input capacitance | Analog inputs |  |  | 7 |  |  | pF |
|  |  | Control inputs |  |  |  | 5 |  |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## TLC1542-EP, TLC1543-EP <br> 10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH <br> SERIAL CONTROL AND 11 ANALOG INPUTS <br> SGLS152A - JANUARY 2004 - REVISED FEBRUARY 2006

operating characteristics over recommended operating free-air temperature range,
$\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\text {ref+ }}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{I} / \mathrm{O}$ CLOCK frequency $=2.1 \mathrm{MHz}$ (unless otherwise noted)

| PARAMETER |  |  | TEST CONDITIONS | MIN | TYP† | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{E}_{\mathrm{L}}$ | Linearity error (see Note 6) | TLC1542-EP |  |  |  | $\pm 0.5$ | LSB |
|  |  | TLC1543-EP |  |  |  | $\pm 1$ | LSB |
| Ezs | Zero-scale error (see Note 7) | TLC1542-EP | See Note 2 |  |  | $\pm 1$ | LSB |
|  |  | TLC1543-EP | See Note 2 |  |  | $\pm 1$ | LSB |
| EFS | Full-scale error (see Note 7) | TLC1542-EP | See Note 2 |  |  | $\pm 1$ | LSB |
|  |  | TLC1543-EP | See Note 2 |  |  | $\pm 1$ | LSB |
|  | Total unadjusted error (see Note 8) | TLC1542-EP |  |  |  | $\pm 1$ | LSB |
|  |  | TLC1543-EP |  |  |  | $\pm 1$ | LSB |
|  | Self-test output code (see Table 3 and Note 9) |  | ADDRESS = 1011 |  | 512 |  |  |
|  |  |  | ADDRESS $=1100$ |  | 0 |  |  |
|  |  |  | ADDRESS = 1101 |  | 1023 |  |  |
| tconv | Conversion time |  | See timing diagrams |  |  | 21 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{C}}$ | Total cycle time (access, sample, and conversion) |  | See timing diagrams and Note 10 |  |  |  | $\mu \mathrm{s}$ |
| tacq | Channel acquisition time (sample) |  | See timing diagrams and Note 10 |  |  | 6 | CLOCK periods |
| $\mathrm{t}_{\mathrm{v}}$ | Valid time, DATA OUT remains valid after I/O CLOCK $\downarrow$ |  | See Figure 6 | 10 |  |  | ns |
| $\mathrm{t}_{\mathrm{d}(1 / O-D A T A)}$ | Delay time, I/O CLOCK $\downarrow$ to DATA OUT valid |  | See Figure 6 |  |  | 240 | ns |
| $\mathrm{t}_{\mathrm{d}(1 / \mathrm{O}-\mathrm{EOC})}$ | Delay time, tenth I/O CLOCK $\downarrow$ to EOC $\downarrow$ |  | See Figure 7 |  | 70 | 240 | ns |
| $\mathrm{t}_{\mathrm{d} \text { (EOC-DATA) }}$ | Delay time, EOC $\uparrow$ to DATA OUT (MSB) |  | See Figure 8 |  |  | 100 | ns |
| tPZH, tPZL | Enable time, $\overline{\mathrm{CS}} \downarrow$ to DATA OUT (MSB driven) |  | See Figure 3 |  |  | 1.3 | $\mu \mathrm{s}$ |
| tPHZ, tPLZ | Disable time, $\overline{\mathrm{CS}} \uparrow$ to DATA OUT (high impedance) |  | See Figure 3 |  |  | 150 | ns |
| tre(EOC) | Rise time, EOC |  | See Figure 8 |  |  | 300 | ns |
| $\mathrm{t}_{\mathrm{f}}(\mathrm{EOC})$ | Fall time, EOC |  | See Figure 7 |  |  | 300 | ns |
| tr(DATA) | Rise time, data bus |  | See Figure 6 |  |  | 300 | ns |
| $\mathrm{t}_{\text {f }}$ (DATA) | Fall time, data bus |  | See Figure 6 |  |  | 300 | ns |
| $\mathrm{t}_{\mathrm{d}(1 / \mathrm{O}-\mathrm{CS})}$ | Delay time, tenth I/O CLOCK $\downarrow$ to $\overline{\mathrm{CS}} \downarrow$ to abort conversion (see Note 11) |  |  |  |  | 9 | $\mu \mathrm{s}$ |

$\dagger$ All typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
NOTES: 6. Linearity error is the maximum deviation from the best straight line through the $A / D$ transfer characteristics.
7. Zero-scale error is the difference between 0000000000 and the converted output for zero input voltage; full-scale error is the difference between 1111111111 and the converted output for full-scale input voltage.
8. Total unadjusted error comprises linearity, zero-scale, and full-scale errors.
9. Both the input address and the output codes are expressed in positive logic.
10. $I / O$ CLOCK period $=1 /(1 / O$ CLOCK frequency) (see Figure 6)
11. Any transitions of $\overline{C S}$ are recognized as valid only if the level is maintained for a setup time plus two falling edges of the internal clock $(1.425 \mu \mathrm{~s})$ after the transition.

## PARAMETER MEASUREMENT INFORMATION



Figure 2. Load Circuits


Figure 5. I/O CLOCK Setup and Hold Time Voltage Waveforms


Figure 6. I/O CLOCK and DATA OUT Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION



Figure 7. I/O CLOCK and EOC Voltage Waveforms


Figure 8. EOC and DATA OUT Voltage Waveforms
timing diagrams


NOTE A: To minimize errors caused by noise at $\overline{C S}$, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after $\overline{\mathrm{CS}} \downarrow$ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum $\overline{\mathrm{CS}}$ setup time has elapsed.

Figure 9. Timing for 10-Clock Transfer Using $\overline{\mathrm{CS}}$

## PARAMETER MEASUREMENT INFORMATION

## timing diagrams (continued)



NOTE A: To minimize errors caused by noise at $\overline{\mathrm{CS}}$, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after $\overline{\mathrm{CS}} \downarrow$ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum $\overline{\mathrm{CS}}$ setup time has elapsed.

Figure 10. Timing for 10-Clock Transfer Not Using CS

## PARAMETER MEASUREMENT INFORMATION

## timing diagrams (continued)



NOTES: A. To minimize errors caused by noise at $\overline{C S}$, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after $\overline{\mathrm{CS}} \downarrow$ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum $\overline{\mathrm{CS}}$ setup time has elapsed.
B. A low-to-high transition of $\overline{\mathrm{CS}}$ disables ADDRESS and the I/O CLOCK within a maximum of a setup time plus two falling edges of the internal system clock.
Figure 11. Timing for 11- to 16-Clock Transfer Using $\overline{\mathrm{CS}}$ (Serial Transfer Interval Shorter Than Conversion)

## PARAMETER MEASUREMENT INFORMATION

## timing diagrams (continued)



NOTES: A. To minimize errors caused by noise at $\overline{C S}$, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after $\overline{\mathrm{CS}} \downarrow$ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum $\overline{\mathrm{CS}}$ setup time has elapsed.
B. The first I/O CLOCK must occur after the rising edge of EOC.

Figure 12. Timing for 16-Clock Transfer Not Using $\overline{\mathbf{C S}}$ (Serial Transfer Interval Shorter Than Conversion)

## PARAMETER MEASUREMENT INFORMATION

## timing diagrams (continued)



NOTES: A. To minimize errors caused by noise at $\overline{C S}$, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after $\overline{\mathrm{CS}} \downarrow$ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum $\overline{\mathrm{CS}}$ setup time has elapsed.
B. The 11th rising edge of the I/O CLOCK sequence must occur before the conversion is complete to prevent losing serial interface synchronization.
Figure 13. Timing for 11- to 16-Clock Transfer Using $\overline{\text { CS }}$ (Serial Transfer Interval Longer Than Conversion)

## PARAMETER MEASUREMENT INFORMATION

## timing diagrams (continued)



NOTES: A. To minimize errors caused by noise at $\overline{\mathrm{CS}}$, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after $\overline{\mathrm{CS}} \downarrow$ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum $\overline{\mathrm{CS}}$ setup time has elapsed.
B. The 11th rising edge of the I/O CLOCK sequence must occur before the conversion is complete to prevent losing serial interface synchronization.
C. The I/O CLOCK sequence is exactly 16 clock pulses long.

Figure 14. Timing for 16-Clock Transfer Not Using $\overline{\mathbf{C S}}$ (Serial Transfer Interval Longer Than Conversion)

## TLC1542-EP, TLC1543-EP <br> 10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH <br> SERIAL CONTROL AND 11 ANALOG INPUTS <br> SGLS152A - JANUARY 2004 - REVISED FEBRUARY 2006

APPLICATION INFORMATION


NOTES: A. This curve is based on the assumption that $\mathrm{V}_{\text {ref }}$ and $\mathrm{V}_{\text {ref }}$ have been adjusted so that the voltage at the transition from digital 0 to $1\left(\mathrm{~V}_{\mathrm{ZT}}\right)$ is 0.0024 V and the transition to full scale $\left(\mathrm{V}_{\mathrm{FT}}\right)$ is 4.908 V . $1 \mathrm{LSB}=4.8 \mathrm{mV}$.
B. The full-scale value $\left(\mathrm{V}_{\mathrm{FS}}\right)$ is the step whose nominal midstep value has the highest absolute value. The zero-scale value $\left(\mathrm{V}_{\mathrm{ZS}}\right)$ is the step whose nominal midstep value equals zero.

Figure 15. Ideal Conversion Characteristics


Figure 16. Serial Interface

## APPLICATION INFORMATION

## simplified analog input analysis

Using the equivalent circuit in Figure 17, the time required to charge the analog input capacitance from 0 to $\mathrm{V}_{\mathrm{S}}$ within $1 / 2$ LSB can be derived as follows:

The capacitance charging voltage is given by:

$$
\begin{equation*}
v_{C}=V_{S}\left(1-e^{-t_{c} / R_{t} C_{i}}\right) \tag{1}
\end{equation*}
$$

where

$$
R_{t}=R_{\mathrm{S}}+\mathrm{r}_{\mathrm{i}}
$$

The final voltage to $1 / 2 \mathrm{LSB}$ is given by:

$$
\begin{equation*}
V_{C}(1 / 2 L S B)=V_{S}-\left(V_{S} / 2048\right) \tag{2}
\end{equation*}
$$

Equating equation 1 to equation 2 and solving for time $t_{c}$ gives:

$$
\begin{equation*}
\mathrm{V}_{\mathrm{S}}-\left(\mathrm{V}_{\mathrm{S}} / 2048\right)=\mathrm{V}_{\mathrm{S}}\left(1-\mathrm{e}^{-\mathrm{t}} \mathrm{c}^{2} / \mathrm{R}_{\mathrm{t}} \mathrm{C}_{\mathrm{i}}\right) \tag{3}
\end{equation*}
$$

and

$$
\begin{equation*}
\mathrm{t}_{\mathrm{c}}(1 / 2 \mathrm{LSB})=\mathrm{R}_{\mathrm{t}} \times \mathrm{C}_{\mathrm{i}} \times \ln (2048) \tag{4}
\end{equation*}
$$

Therefore, with the values given the time for the analog input signal to settle is:

$$
\begin{equation*}
\mathrm{t}_{\mathrm{C}}(1 / 2 \mathrm{LSB})=\left(\mathrm{R}_{\mathrm{S}}+1 \mathrm{k} \Omega\right) \times 60 \mathrm{pF} \times \ln (2048) \tag{5}
\end{equation*}
$$

This time must be less than the converter sample time shown in the timing diagrams.

$\dagger$ Driving source requirements:

- Noise and distortion for the source must be equivalent to the resolution of the converter.
- $R_{S}$ must be real at the input frequency.

Figure 17. Equivalent Input Circuit Including the Driving Source

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Top-Side Markings <br> (4) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TLC1543QDWREP | ACTIVE | soic | DW | 20 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | TLC1543QEP | Samples |
| V62/04647-01XE | ACTIVE | soic | DW | 20 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | TLC1543QEP | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined
Pb -Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb -Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF TLC1543-EP :

## TAPE AND REEL INFORMATION


*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> $\mathbf{W 1}(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TLC1543QDWREP | SOIC | DW | 20 | 2000 | 330.0 | 24.4 | 10.8 | 13.3 | 2.7 | 12.0 | 24.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TLC1543QDWREP | SOIC | DW | 20 | 2000 | 367.0 | 367.0 | 45.0 |



NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side
5. Reference JEDEC registration MS-013.


NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

SCALE:6X

NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in Tl's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.
TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, Tl's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

## Products

Audio
Amplifiers
Data Converters
DLP® Products
DSP
Clocks and Timers
Interface
Logic
Power Mgmt
Microcontrollers
RFID
OMAP Applications Processors
Wireless Connectivity

## Applications

Automotive and Transportation
Communications and Telecom
Computers and Peripherals
Consumer Electronics
Energy and Lighting
Industrial
Medical
Security
Space, Avionics and Defense
Video and Imaging

## TI E2E Community

www.ti.com/automotive
www.ti.com/communications
www.ti.com/computers
www.ti.com/consumer-apps
www.ti.com/energy
www.ti.com/industrial
www.ti.com/medical
www.ti.com/security
www.ti.com/space-avionics-defense
www.ti.com/video
e2e.ti.com
www.ti.com/wirelessconnectivity


[^0]:    $\dagger$ Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

