Please contact us for more photos of 74AUP1T34GW,125
| Part Number | 74AUP1T34GW,125 |
|---|---|
| Manufacturer | Nexperia |
| Quantity in stock | 455380 Pieces |
| Market Price | - |
| Our Better Price | Send by email: [email protected] |
| Delivery Time | 1 day (can ship today) |
| Description | Buffer Converter 1-CH Non-Inverting CMOS 5-Pin TSSOP T R |
| Category | Logic & Timing IC |
| Family | Logic ICs |
| ROHS Compliant | Yes |
| MSL Level | 74AUP1T34GW,125 |
| Datasheet download |  74AUP1T34GW,125.pdf |
| Part Number | 74AUP1T34GW,125 |
|---|---|
| Maximum Propagation Delay Time @ Maximum CL | [email protected] to 1.3V ns |
| Max Processing Temp | 260 |
| Maximum Operating Supply Voltage | 3.6 V |
| Logic Family | AUP |
| Polarity | Non-Inverting |
| Product Dimensions | 2.25 x 1.35 x 1 mm |
| Number of Input Enables per Chip | 0 |
| Maximum Quiescent Current | 0.5 uA |
| Logic Function | Buffer/Converter |
| Number of Inputs per Chip | 1 |
| Minimum Operating Supply Voltage | 1.1 V |
| Typical Operating Supply Voltage | 1.8|2.5|3.3 V |
| Number of Outputs per Chip | 1 |
| Maximum Low Level Output Current | 4 mA |
| Maximum High Level Output Current | -4 mA |
| Propagation Delay Test Condition | 30 pF |
| Supplier Package | TSSOP |
| Rad Hard | No |
| Input Signal Type | Single-Ended |
| Mounting | Surface Mount |
| MSL Level | 1 |
| Number of Channels per Chip | 1 |
| Bus Hold | No |
| Number of Output Enables per Chip | 0 |
| Operating Temperature | -40 to 125 °C |
| Fabrication Technology | CMOS |
| Number of Elements per Chip | 1 |
| Pin Count | 5 |
| Lead Finish | Tin |
| Package | 5TSSOP |
| Replacement Part Number | PART-74AUP1T34GW,125 |
| Weight | Contact us |
| Country of Origin | - |
| Image | Part Number and Brand | Brief Description and PDF Datasheet |
|---|---|---|
|
Nexperia | Inverter Schmitt Trigger 6-Element CMOS 14-Pin TSSOP T R Download PDF datasheet for 74LVC14APW,118.pdf |
|
ON Semiconductor | Inverter Schmitt Trigger 6-Element CMOS 14-Pin SOIC T R Download PDF datasheet for MC74HC14ADR2G.pdf |
|
Integrated Device Technology | 2 to 4 Differential PCIe GEN1 Clock MUX Download PDF datasheet for 557G-06LF.pdf |
|
Nexperia | Buffer Line Driver 8-CH Non-Inverting 3-ST CMOS 20-Pin TSSOP T R Download PDF datasheet for 74ALVC244PW,118.pdf |
|
Texas Instruments | Bus XCVR Dual 16-CH 3-ST 48-Pin TSSOP T R Download PDF datasheet for SN74LVTH162245DGGR.pdf |
|
Integrated Device Technology | Low Skew,1-to-4 Multiplexed Differential LVCMOS-to-LVCMOS LVTTL Fanout Buffer Download PDF datasheet for 8305AGLFT.pdf |
|
Texas Instruments | Clock Conditioner 64-Pin LLP EP T R Download PDF datasheet for LMK04805BISQ NOPB.pdf |
|
Nexperia | Buffer Line Driver 1-CH Inverting 3-ST CMOS 5-Pin X2SON T R Download PDF datasheet for 74AUP1G240GX,125.pdf |
|
ALPS | Encoder with Insulated Shaft Type Download PDF datasheet for EC12E1220301.pdf |
|
Fairchild Semiconductor | Flip Flop D-Type Bus Interface Pos-Edge 1-Element 20-Pin SOIC W T R Download PDF datasheet for MM74HC273WMX.pdf |
