Please contact us for more photos of 74LVC1G17GW-Q100,1
| Part Number | 74LVC1G17GW-Q100,1 |
|---|---|
| Manufacturer | Nexperia |
| Quantity in stock | 848070 Pieces |
| Market Price | - |
| Our Better Price | Send by email: [email protected] |
| Delivery Time | 1 day (can ship today) |
| Description | Schmitt Trigger Buffer 1-CH Non-Inverting CMOS 5-Pin TSSOP T R |
| Category | Logic & Timing IC |
| Family | Logic ICs |
| ROHS Compliant | Yes |
| MSL Level | 74LVC1G17GW-Q100,1 |
| Datasheet download |  74LVC1G17GW-Q100,1.pdf |
| Part Number | 74LVC1G17GW-Q100,1 |
|---|---|
| Maximum Low Level Output Current | 32 mA |
| Number of Output Enables per Chip | 0 |
| Number of Outputs per Chip | 1 |
| Number of Input Enables per Chip | 0 |
| Typical Quiescent Current | 0.1 uA |
| Product Dimensions | 2.25 x 1.35 x 1 mm |
| Typical Operating Supply Voltage | 1.8|2.5|3.3|5 V |
| Pin Count | 5 |
| Maximum Quiescent Current | 200 uA |
| Number of Inputs per Chip | 1 |
| Rad Hard | No |
| Bus Hold | No |
| Input Signal Type | Single-Ended |
| Number of Channels per Chip | 1 |
| Maximum High Level Output Current | -32 mA |
| Max Processing Temp | 260 |
| Polarity | Non-Inverting |
| Maximum Operating Supply Voltage | 5.5 V |
| Propagation Delay Test Condition | 50 pF |
| Tolerant I/Os | 5 V |
| MSL Level | 1 |
| Supplier Package | TSSOP |
| Lead Finish | Tin |
| Maximum Propagation Delay Time @ Maximum CL | [email protected]|[email protected]|2.2@5V ns |
| Fabrication Technology | CMOS |
| Minimum Operating Supply Voltage | 1.65 V |
| Logic Family | LVC |
| Logic Function | Schmitt Trigger Buffer |
| Operating Temperature | -40 to 125 °C |
| Number of Elements per Chip | 1 |
| Mounting | Surface Mount |
| Package | 5TSSOP |
| Replacement Part Number | PART-74LVC1G17GW-Q100,1 |
| Weight | Contact us |
| Country of Origin | - |
| Image | Part Number and Brand | Brief Description and PDF Datasheet |
|---|---|---|
|
Toshiba | AND Gate 1-Element 2-IN CMOS 5-Pin SSOP Download PDF datasheet for TC7SZ08FU,LJ(CT.pdf |
|
Texas Instruments | Flip Flop D-Type Bus Interface Pos-Edge 3-ST 1-Element 20-Pin SOIC T R Download PDF datasheet for SN74LVTH574DWR.pdf |
|
Silicon Labs | DSPLL 36-Pin QFN EP Download PDF datasheet for Si5317C-C-GM.pdf |
|
Texas Instruments | Bus XCVR Dual 16-CH 3-ST 48-Pin SSOP T R Download PDF datasheet for 8V16245AMDLREPG4.pdf |
|
Nexperia | Buffer Line Driver 16-CH Non-Inverting 3-ST CMOS 48-Pin TSSOP T R Download PDF datasheet for 74LVCH16244ADGG,11.pdf |
|
ON Semiconductor | Voltage Level Translator 6-Pin ULLGA T R Download PDF datasheet for NLSV1T34AMX1TCG.pdf |
|
Nexperia | Buffer Driver 2-CH Non-Inverting Open Drain CMOS 6-Pin TSSOP T R Download PDF datasheet for 74LVC2G07GW-Q100H.pdf |
|
Nexperia | Inverter Schmitt Trigger 6-Element CMOS 14-Pin TSSOP T R Download PDF datasheet for 74LVC14APW,118.pdf |
|
Texas Instruments | Buffer Line Driver 8-CH Non-Inverting 3-ST CMOS 20-Pin TSSOP T R Download PDF datasheet for SN74LVC244APWR.pdf |
|
Nexperia | Buffer Line Driver 1-CH Inverting 3-ST CMOS 5-Pin TSSOP Download PDF datasheet for 74AUP1G240GW,125.pdf |
