| Part Number | SN74LVC125APWR |
|---|---|
| Manufacturer | Texas Instruments |
| Quantity in stock | 634920 Pieces |
| Market Price | - |
| Our Better Price | Send by email: [email protected] |
| Delivery Time | 1 day (can ship today) |
| Description | Buffer Line Driver 4-CH Non-Inverting 3-ST CMOS 14-Pin TSSOP T R |
| Category | Logic & Timing IC |
| Family | Logic ICs |
| ROHS Compliant | Yes |
| MSL Level | SN74LVC125APWR |
| Datasheet download |
| Part Number | SN74LVC125APWR |
|---|---|
| Maximum Quiescent Current | 1 uA |
| Mounting | Surface Mount |
| Supplier Package | TSSOP |
| Maximum Propagation Delay Time @ Maximum CL | [email protected]|[email protected] ns |
| Number of Channels per Chip | 4 |
| Logic Family | LVC |
| Number of Outputs per Chip | 4 |
| Output Type | 3-State |
| Number of Elements per Chip | 4 |
| Pin Count | 14 |
| Number of Inputs per Chip | 4 |
| Number of Output Enables per Chip | 4 Low |
| Maximum High Level Output Current | -24 mA |
| Maximum Low Level Output Current | 24 mA |
| Operating Temperature | -40 to 125 °C |
| Lead Finish | Gold |
| Rad Hard | No |
| Max Processing Temp | 260 |
| MSL Level | 1 |
| Product Dimensions | 5.1 x 4.5 x 1.05 mm |
| Minimum Operating Supply Voltage | 1.65 V |
| Logic Function | Buffer/Line Driver |
| Fabrication Technology | CMOS |
| Input Signal Type | Single-Ended |
| Number of Input Enables per Chip | 0 |
| Bus Hold | No |
| Typical Operating Supply Voltage | 1.8|2.5|3.3 V |
| Maximum Operating Supply Voltage | 3.6 V |
| Propagation Delay Test Condition | 50 pF |
| Tolerant I/Os | 5 V |
| Polarity | Non-Inverting |
| Package | 14TSSOP |
| Replacement Part Number | PART-SN74LVC125APWR |
| Weight | Contact us |
| Country of Origin | - |
| Image | Part Number and Brand | Brief Description and PDF Datasheet |
|---|---|---|
|
Nexperia | Voltage Level Translator 8-Pin XSON T R Download PDF datasheet for 74AVC2T45GN,115.pdf |
|
Texas Instruments | Decoder Demultiplexer Dual 2-to-4 16-Pin SOIC T R Download PDF datasheet for SN74LVC139ADR.pdf |
|
Integrated Device Technology | 2:1 PCIe GEN1 2 3 Clock Multiplexer Download PDF datasheet for 5V41068APGG.pdf |
|
ON Semiconductor | Translator CML LVDS LVPECL to LVCMOS LVTTL 8-Pin SOIC N T R Download PDF datasheet for MC100EPT21DR2G.pdf |
|
Nexperia | Buffer Line Driver 1-CH Non-Inverting 3-ST CMOS 6-Pin XSON T R Download PDF datasheet for 74AXP1G125GMH.pdf |
|
Fairchild Semiconductor | Inverter Schmitt Trigger 2-Element CMOS 6-Pin SC-70 T R Download PDF datasheet for NC7WV14P6X.pdf |
|
Maxim Integrated | 1.2V TO +5.5V, \u00b115KV ESD-PROTECTED, 0.1\u00b5A, 35MBPS, 8-CHANNEL LEVEL TRANSLATORS Download PDF datasheet for MAX36051+.pdf |
|
Nexperia | Flip Flop D-Type Pos-Edge 2-Element 14-Pin SO T R Download PDF datasheet for 74AHC74D,118.pdf |
|
ON Semiconductor | Clock Fanout Buffer 4-OUT 8-Pin SOIC N T R Download PDF datasheet for MC100LVEP11DR2G.pdf |
|
Diodes Incorporated | Clock Fanout Buffer 10-OUT 32-Pin TQFP T R Download PDF datasheet for PI6C4911510-05FAIEX.pdf |